Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-12-25
2007-12-25
Park, Ilwoo (Department: 2182)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S027000, C710S305000
Reexamination Certificate
active
09947104
ABSTRACT:
A system (15) comprising at least two integrated processors (P1and P2). These two processors (P1and P2) are operably connected via a communication channel (17) for exchanging information. One processor (P1) has a processor bus (10), a shareable unit (13), and a DMA unit (11) with an external DMA channel (12). The DMA unit (11) and the sharable unit (13) are connected to the processor bus (10). The other processor (P2) has an access unit (21) which is a connectable to the external DMA channel (12) of the DMA unit (11). Due to this arrangement, a communication channel (17) can be established from the access unit (21) which is connectable to the external DMA channel (12), the DMA unit (11), and the processor bus (10).
REFERENCES:
patent: 4866597 (1989-09-01), Kinoshita
patent: 5093780 (1992-03-01), Sunahara
patent: 5283903 (1994-02-01), Uehara
patent: 5289588 (1994-02-01), Song et al.
patent: 5890013 (1999-03-01), Nair et al.
patent: 0580961 (1994-02-01), None
patent: 9301553 (1993-01-01), None
Gelke Hans-Joachim
Hertwig Axel
Koch Stefan
LandOfFree
Inter-processor communication system for communication... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inter-processor communication system for communication..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-processor communication system for communication... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3897128