Electrical computers and digital processing systems: virtual mac – Virtual machine task or process management
Reexamination Certificate
2005-12-13
2005-12-13
An, Meng-Al T. (Department: 2194)
Electrical computers and digital processing systems: virtual mac
Virtual machine task or process management
C711S006000, C717S118000
Reexamination Certificate
active
06976254
ABSTRACT:
A bytecode execution system and method for increasing the execution speed of invoking and returning from Methods while minimizing the memory footprint required to support this. The system includes a virtual machine with a class loader and an interpreter or, alternatively, a hardware accelerator. Speed and memory enhancements are realized by establishing an activation stack frame template with a set of criteria. Each Method from subject code is examined to determine whether the Method conforms to the criteria of the stack frame template. If the Method conforms, an activation frame for that Method based on the activation stack frame template is created when the Method is invoked. Otherwise, an activation frame based on standard virtual machine criteria is created. An access structure is associated with each Method and a Method routing structure is created for each class.
REFERENCES:
patent: 4675829 (1987-06-01), Clemenson
patent: 4924408 (1990-05-01), Highland
patent: 5210876 (1993-05-01), Uchida
patent: 5301260 (1994-04-01), Miyashita
patent: 5301325 (1994-04-01), Benson
patent: 5339436 (1994-08-01), Tairaku et al.
patent: 5367685 (1994-11-01), Gosling
patent: 5442792 (1995-08-01), Chun
patent: 5450575 (1995-09-01), Sites
patent: 5452457 (1995-09-01), Alpert et al.
patent: 5469574 (1995-11-01), Chang et al.
patent: 5530964 (1996-06-01), Alpert et al.
patent: 5551040 (1996-08-01), Blewett
patent: 5590332 (1996-12-01), Baker
patent: 5598561 (1997-01-01), Funaki
patent: 5603030 (1997-02-01), Gray et al.
patent: 5613120 (1997-03-01), Palay et al.
patent: 5655122 (1997-08-01), Wu
patent: 5675804 (1997-10-01), Sidik et al.
patent: 5721854 (1998-02-01), Ebcioglu et al.
patent: 5727178 (1998-03-01), Pletcher et al.
patent: 5761513 (1998-06-01), Yellin et al.
patent: 5764989 (1998-06-01), Gustafsson et al.
patent: 5815720 (1998-09-01), Buzbee
patent: 5835771 (1998-11-01), Veldhuizen
patent: 5848274 (1998-12-01), Hamby et al.
patent: 5857104 (1999-01-01), Natarjan et al.
patent: 5872978 (1999-02-01), Hoskins
patent: 5873104 (1999-02-01), Tremblay et al.
patent: 6148391 (2000-11-01), Petrick
patent: 6192516 (2001-02-01), Griesemer
patent: 6477702 (2002-11-01), Yellin et al.
patent: 6507946 (2003-01-01), Alexander et al.
patent: 6631515 (2003-10-01), Berstis
patent: 6654778 (2003-11-01), Blandy et al.
patent: 0 604 010 (1994-06-01), None
patent: 0 810 522 (1997-12-01), None
patent: 0 881 577 (1998-12-01), None
patent: 0 913 769 (1999-05-01), None
patent: 0 943 989 (1999-09-01), None
Vijaykrishnan et al. “supporting object accesses in Java processor” IEEE 2000, pp. 435-443.
Caesar Rivise Bernstein Cohen & Pokotilow Ltd.
Esmertec AG
Nguyen Van Hoa
LandOfFree
Inter-method control transfer for execution engines with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inter-method control transfer for execution engines with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-method control transfer for execution engines with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3494454