Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-06-16
2009-12-08
Bragdon, Reginald G (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C345S582000, C345S419000
Reexamination Certificate
active
07631145
ABSTRACT:
Methods, apparatuses, and systems are presented for caching. A cache memory area may be used for storing data from memory locations in an original memory area. The cache memory area may be used in conjunction with a repeatedly updated record of storage associated with the cache memory area. The repeatedly updated record of storage can thus provide a history of data storage associated with the cache memory area. The cache memory area may be loaded with entries previously stored in the cache memory area, by utilizing the repeatedly updated record of storage. In this manner, the record may be used to “warm up” the cache memory area, loading it with data entries that were previously cached and may be likely to be accessed again if repetition of memory accesses exists in the span of history captured by the repeatedly updated record of storage.
REFERENCES:
patent: 5003459 (1991-03-01), Ramanujan et al.
patent: 5737751 (1998-04-01), Patel et al.
patent: 6717577 (2004-04-01), Cheng et al.
patent: 2003/0005233 (2003-01-01), Stewart et al.
patent: 2004/0107318 (2004-06-01), Bono et al.
Bragdon Reginald G
NVIDIA Corporation
Townsend and Townsend / and Crew LLP
Vo Thanh D
LandOfFree
Inter-frame texel cache does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inter-frame texel cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-frame texel cache will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4148775