Inter-bus bridge circuit with integrated memory port

Details Inter-bus bridge circuit with integrated memory port Inter-bus bridge circuit with integrated memory port

1996-06-28

1999-03-09

An, Meng-Ai T.

395309, G06F 1300

Patent

active

058812547

ABSTRACT:
A bus bridge circuit having a memory port integrated therewith for upstream memory access independent of the activity on the primary bus connected to the bridge circuit. In a preferred embodiment, the present invention adds a memory port to a PCI bridge circuit usable for upstream data transfers to an attached cache memory subsystem. The memory port of the present invention is preferably 64 bits wide to permit high speed data access to the shared cache memory subsystem. An alternative embodiment of the present invention implements a 128 bit wide data path to an attached high speed cached memory subsystem. The memory port of the present invention utilizes FIFO devices to isolate the memory port transactions from the secondary bus transactions. This FIFO design of the memory port allows bursting of high speed transfers to the shared memory, independent of activity on the primary bus, while minimizing the performance impact on the secondary bus.

REFERENCES:
patent: 4965723 (1990-10-01), Kirk et al.
patent: 5083260 (1992-01-01), Tsuchiya
patent: 5113369 (1992-05-01), Kinoshita
patent: 5257391 (1993-10-01), DuLac et al.
patent: 5263139 (1993-11-01), Testa et al.
patent: 5301281 (1994-04-01), Kennedy
patent: 5333277 (1994-07-01), Searls
patent: 5345565 (1994-09-01), Jibbe et al.
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5392407 (1995-02-01), Heil et al.
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5522050 (1996-05-01), Amini et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5548730 (1996-08-01), Young et al.
patent: 5557758 (1996-09-01), Bland et al.
patent: 5559968 (1996-09-01), Stancil et al.
patent: 5560022 (1996-09-01), Dunstan et al.
patent: 5574937 (1996-11-01), Narain
patent: 5581714 (1996-12-01), Amini et al.
patent: 5586268 (1996-12-01), Chen et al.
patent: 5590377 (1996-12-01), Amith
patent: 5594882 (1997-01-01), Bell
patent: 5608876 (1997-03-01), Cohen et al.
patent: 5631912 (1997-05-01), Mote, Jr.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5634033 (1997-05-01), Stewart et al.
patent: 5644470 (1997-07-01), Benedict et al.
patent: 5664122 (1997-09-01), Rabe et al.
PCI Local Bus Specification Revision 2.1; PCI Special Interest Group, Jun. 1, 1995, p. 4; Jun. 1995.
M. Levy, Intel 1960J Integrates PCI Interface, 40 Electronic Design News, Jun. 22, 1995, at 16-18, USA.
M.J. Garcia & B. Reynolds, Single Chip PCI Bridge and Memory Controller for PowerPC Microprocessors, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 1994, at 409-412, USA.
T.H. Luper, Une Architecture de Cartes Power/PC/VME Evolutive, Electronique, Oct. 1995, at 95-100, France.
IBM Technical Disclosure Bulletin; Method for Improving Peripheral Component Interconnect Bus Bandwidth for Systems with Limited Prefetch; vol. 40 No. 01; Jan., 1997; pp. 23-25.
EDN--Electrical Design News, vol. 40, No. 13, 22, Jun. 1995, Newton, MA, US, pp. 16 & 18; Intel i960JF Integrates PCI Interface.
Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors; Oct. 10-12, 1994; Cambridge, MA, US, pp. 409-412; M.J. Garcia et al: Single Chip PCI Bridge and Memory Controller for PowerPC Microprocessors.
Electronique; No. 52, Oct., 1995, Paris, FR; pp. 95, 96, 99, 100; T.H. Lupfer; Une Architecture De Cartes PowerPC/VME Evolutive.
Elektronix; vol. 44, No. 19, Sep. 19, 1995, Poing DE; pp. 120, 128-130; G. Stelzer, Viel Funktionalitat mit wenig Chips.
A Case for Redundant Arrays of Inexpensive Disks (RAID); David A. Patterson et al.; Dec. 1987; pp. 1-24.

Affiliated with

Also associated with

Rating

Inter-bus bridge circuit with integrated memory port does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Inter-bus bridge circuit with integrated memory port, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-bus bridge circuit with integrated memory port will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1330697