Electrical computers and digital processing systems: memory – Address formation – Hashing
Reexamination Certificate
2006-10-24
2006-10-24
Bragdon, Reginald G. (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Hashing
C711S145000, C711S163000
Reexamination Certificate
active
07127587
ABSTRACT:
A method, apparatus, system, and signal-bearing medium that in an embodiment use a requested address for an intent seize and a processor associated with the intent seize to determine a hash table entry. If the requested address is not found in the hash table, all hash tables for all processors are updated to anchor to the requested address. Non-intent seizes use a hash table associated with a designated processor, regardless of whether the designated processor initiated the non-intent seize. In this way, in an embodiment modified, cache line interventions may eliminated for intent seizes.
REFERENCES:
patent: 5161227 (1992-11-01), Dias et al.
patent: 5230070 (1993-07-01), Liu
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5590326 (1996-12-01), Manabe
patent: 5613139 (1997-03-01), Brady
patent: 5893157 (1999-04-01), Greenspan et al.
patent: 6578131 (2003-06-01), Larson et al.
patent: 2003/0084057 (2003-05-01), Balogh
Chaney Gregory Alan
Petrillo Robert Anthony
Bragdon Reginald G.
Gamon Owen J.
Vo Thanh D.
LandOfFree
Intent seizes in a multi-processor environment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intent seizes in a multi-processor environment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intent seizes in a multi-processor environment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3706702