Intelligent memory banks for storing vectors

Details Intelligent memory banks for storing vectors Intelligent memory banks for storing vectors

2010-07-07

2011-12-06

Nguyen, Than (Department: 2188)

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

For multiple memory modules

C711S217000, C711S127000

Reexamination Certificate

active

08074010

ABSTRACT:
An intelligent memory bank for use with interleaved memories storing plural vectors comprises setup apparatus (96) receives an initial address (B+C+V+NMSK) and spacing data (D) for each vector. Addressing logic (90) associates a memory cell select (C) to each initial and subsequent address of each of the plurality of vectors. Cell select apparatus (98) accesses a memory cell (in92) using a memory cell select (C) associated to a respective one of the initial and successive addresses of each vector.

REFERENCES:
patent: 5293607 (1994-03-01), Brockmann et al.
patent: 5379393 (1995-01-01), Yang
patent: 5452470 (1995-09-01), Kantner, Jr. et al.
patent: 5596686 (1997-01-01), Duluk
patent: 5634034 (1997-05-01), Foster
patent: 5790110 (1998-08-01), Baker et al.
patent: 5995438 (1999-11-01), Jeng
patent: 6131146 (2000-10-01), Aono
patent: 6252611 (2001-06-01), Kondo
patent: 6292194 (2001-09-01), Powell, III
patent: 6381668 (2002-04-01), Lunteren
patent: 6430672 (2002-08-01), Dhong et al.
patent: 6480943 (2002-11-01), Douglas et al.
patent: 6665768 (2003-12-01), Redford
patent: 6732253 (2004-05-01), Redford
patent: 6807602 (2004-10-01), Hornung et al.
patent: 6807603 (2004-10-01), Gupta et al.
patent: 6874070 (2005-03-01), Gupta et al.
patent: 6895488 (2005-05-01), Feung et al.
patent: 6925589 (2005-08-01), Ben-Ezri
patent: 6931518 (2005-08-01), Redford
patent: 7266132 (2007-09-01), Liu et al.
patent: 7266651 (2007-09-01), Cypher
patent: 7318114 (2008-01-01), Cypher
patent: 7337275 (2008-02-01), Wolrich et al.
patent: 7418571 (2008-08-01), Wolrich et al.
patent: 7471589 (2008-12-01), Kim et al.
patent: 7487505 (2009-02-01), Rosenbluth et al.
patent: 7515453 (2009-04-01), Rajan
patent: 7515588 (2009-04-01), Naik et al.
patent: 7610451 (2009-10-01), Wolrich et al.
patent: 7610457 (2009-10-01), Lee
patent: 7634621 (2009-12-01), Coon et al.
patent: 7647470 (2010-01-01), Sasaki et al.
patent: 2004/0019756 (2004-01-01), Perego et al.
patent: 2004/0093457 (2004-05-01), Heap
patent: 2005/0185437 (2005-08-01), Wolrich et al.
patent: 2009/0043943 (2009-02-01), Hutson
patent: 2010/0312945 (2010-12-01), Hutson
B.R. Rau, “Pseudo-Randomly Interleaved Memory”Proceedings of the Association for Computing Machinery, pp. 74-83, Sep. 1991.
Ranade Interleave, date unknown.
Song Chen et al, “Synthesis of Custom Interleaved Memory Systems”IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, pp. 74-83, vol. 8, No. 1, Feb. 2000.
“Dynamic Random Access Memory”Wikipedia, the free encyclopedia, Fast Page Mode DRAM and Extended Data Out DRAM sections, http://en.wikipedia.org/wiki/Page—mode—memory#Extended—Data—Out—. 28EDO.29—DRAM, Oct. 3, 2009.
Z. Zhang et al, “Breaking Address Mapping Symmetry at Multi-levels of Memory Hierarchy to Reduce DRAM Row-buffer Conflicts”Journal of Instruction-level Parallelism, vol. 3, pp. 1-34, 2002.

Affiliated with

Also associated with

Rating

Intelligent memory banks for storing vectors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Intelligent memory banks for storing vectors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intelligent memory banks for storing vectors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4299369