Static information storage and retrieval – Read/write circuit – Including signal comparison
Patent
1987-12-21
1991-07-23
Moffitt, James W.
Static information storage and retrieval
Read/write circuit
Including signal comparison
36518905, 365218, G11C 700
Patent
active
050349228
ABSTRACT:
An intelligent electrically erasable, programmable read-only memory achieves improved worst-case read operation latency by allowing for the interruption of write operations by subsequently received read requests. In the preferred embodiment, a state machine controller executes write operations by an iterative process of write pulses and write verify cycles. In addition, cells are erased prior to being written to by a similar iterative process. Both the write operations and the erase operations may be interrupted by read requests received after the write operation has begun execution. To avoid reading incorrect data in the case of a read operation at the same address as an interrupted write operation, a comparator matches read operation addresses with latched write operation addresses and provides the read operation data from a write data latch in the case of a match.
REFERENCES:
patent: 4249250 (1981-02-01), Scowen et al.
patent: 4410965 (1983-10-01), Moore
patent: 4460982 (1984-07-01), Gee et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
Meyer Jonathan P.
Moffitt James W.
Motorola Inc.
LandOfFree
Intelligent electrically erasable, programmable read-only memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intelligent electrically erasable, programmable read-only memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intelligent electrically erasable, programmable read-only memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-437880