Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1997-12-22
1999-10-12
Jackson, Jr., Jerome
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257752, 257760, H01L 2348
Patent
active
059659386
ABSTRACT:
A semiconductor structure is disclosed where the topography of the semiconductor substrate is improved by forming a two-tiered via. The two-tiered structure has a top portion and a bottom portion. PECVD-oxide is disposed in the top portion on top of a blanket metal layer formed in the bottom portion. The oxide layer in the top portions is planarized to a level such that all such structures are planar with respect to each other. In other words, the leveled surface thereover offers a uniformly flat depth-of-field which in turn makes possible the use of submicron opto-lithographic tools for the ultra high density integrated circuit chips. At a later process step, a tungsten via plug replaces the PECVD-oxide in the top portion, thus resulting in a two-tiered structure comprising a portion of the metal blanket metal in the bottom portion and the tungsten via-plug in the top portion. As a further improvement for the required flatness for submicron technologies, it is shown that silicon nitride may be introduced at a judiciously chosen process step so as to minimize the propagation of surface irregularities from one layer to another through minimizing the so-called microloading effect. The presence of silicon nitride along with another conformal oxide layer lining the two-tiered structure also serve the purposes of eliminating, what are called, the "exploding vias".
REFERENCES:
patent: 4528047 (1985-07-01), Beyer et al.
patent: 4654269 (1987-03-01), Lehrer
patent: 4767724 (1988-08-01), Kim et al.
patent: 5408130 (1995-04-01), Woo et al.
patent: 5444019 (1995-08-01), Chen et al.
patent: 5459346 (1995-10-01), Asakawa et al.
patent: 5523616 (1996-06-01), Den
patent: 5856707 (1999-01-01), Sardella
S. Wolf, "Silicon Processing for the VLSI Era" vol. 2, 1990, Lattice Press, Sunset Beach, CA, p. 65.236.
Liu L. M.
Wang C. K.
Ackerman Stephen B.
Eckert II George C.
Jackson, Jr. Jerome
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Integrated two-tiered via-plug to improve metal lithography # 4 does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated two-tiered via-plug to improve metal lithography # 4, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated two-tiered via-plug to improve metal lithography # 4 will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-655497