Integrated tessellator in a graphics processing unit

Details Integrated tessellator in a graphics processing unit Integrated tessellator in a graphics processing unit

2005-06-14

2005-06-14

Nguyen, Kimbinh T. (Department: 2671)

Computer graphics processing and selective visual display system

Computer graphics processing

Three-dimension

C345S421000, C345S426000, C345S427000, C345S505000, C345S506000, C345S519000

Reexamination Certificate

active

06906716

ABSTRACT:
An integrated graphics pipeline system is provided for graphics processing. Such system includes a tessellation module that is positioned on a single semiconductor platform for receiving data for tessellation purposes. Tessellation refers to the process of decomposing either a complex surface such as a sphere or surface patch into simpler primitives such as triangles or quadrilaterals, or a triangle into multiple smaller triangles. Also included on the single semiconductor platform is a transform module adapted to transform the tessellated data from a first space to a second space. Coupled to the transform module is a lighting module which is positioned on the single semiconductor platform for performing lighting operations on the data received from the transform module. Also included is a rasterizer coupled to the lighting module and positioned on the single semiconductor platform for rendering the data received from the lighting module.

REFERENCES:
patent: 5179647 (1993-01-01), Chang
patent: 5694143 (1997-12-01), Fielder et al.
patent: 5808619 (1998-09-01), Choi et al.
patent: 5838337 (1998-11-01), Kimura et al.
patent: 5880736 (1999-03-01), Peercy et al.
patent: 5949424 (1999-09-01), Cabral et al.
patent: 5974168 (1999-10-01), Rushmeier et al.
patent: 5977997 (1999-11-01), Vainsencher
patent: 6000027 (1999-12-01), Pawate et al.
patent: 6198488 (2001-03-01), Lindholm et al.
patent: 6211883 (2001-04-01), Goel
patent: 6304265 (2001-10-01), Harris et al.
patent: 0690430 (1996-01-01), None
patent: 0690430 (1996-07-01), None
patent: WO 98/28695 (1998-07-01), None
patent: WO 99/52040 (1999-10-01), None
Marc Olano and Trey Greer, “Triangle Scan Conversion Using 2D Homogeneous Coordinates,” 1997, Siggraph/Eurographics Workshop.

Affiliated with

Also associated with

Rating

Integrated tessellator in a graphics processing unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated tessellator in a graphics processing unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated tessellator in a graphics processing unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3520764