Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-01-30
2008-09-23
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07428717
ABSTRACT:
An integrated software tool for system noise management is described. A system noise management suite for an assembly includes an integrated circuit design to be coupled to a circuit board design. The system includes three modules and a user interface. The first module is configured to determine at least one type of bounce voltage for the assembly. The second module is configured to identify decoupling capacitances for the assembly to reduce power distribution system noise. The third module is configured to estimate jitter caused by the integrated circuit design. The user interface is coupled to the first module, the second module, and the third module for input of information for the first module, the second module, and the third module.
REFERENCES:
patent: 5519353 (1996-05-01), Rainal
patent: 5534791 (1996-07-01), Mattos et al.
patent: 6687881 (2004-02-01), Gauthier et al.
patent: 6845490 (2005-01-01), Natsume
patent: 7047515 (2006-05-01), Vitek et al.
patent: 7092292 (2006-08-01), Mokhlesi et al.
patent: 7254797 (2007-08-01), Garlepp
patent: 7278046 (2007-10-01), Chang
patent: 7287205 (2007-10-01), Lin et al.
patent: 7302664 (2007-11-01), Haridass et al.
patent: 7313771 (2007-12-01), Reddy et al.
patent: 2002/0040466 (2002-04-01), Khazei
patent: 2003/0016049 (2003-01-01), Wei
patent: 2004/0062301 (2004-04-01), Yamaguchi et al.
patent: 2005/0144580 (2005-06-01), Berkram et al.
patent: 2005/0283749 (2005-12-01), Yeh
patent: 2006/0158828 (2006-07-01), Amey et al.
patent: 2006/0184904 (2006-08-01), Murgai et al.
patent: 2006/0194366 (2006-08-01), Lee et al.
patent: 2006/0225009 (2006-10-01), Reddy et al.
patent: 2007/0069762 (2007-03-01), Zivanovic
patent: 2007/0070733 (2007-03-01), Chang
patent: 2007/0102811 (2007-05-01), Swaminathan et al.
patent: 2007/0109827 (2007-05-01), DelaCruz
patent: 2007/0291441 (2007-12-01), Inoue et al.
patent: 01222319 (1989-09-01), None
U.S. Appl. No. 10/691,151, filed Oct. 21, 2003, Duong.
Hobbs et al., “Simulataneous Switching Noise Suppression for High Speed Systems Using Embedded Decoupling”, Proceedings of the 51 st Electronic Components and Technology Conference, May 1-29-Jun 2001, pp. 339-343.
Tang et al., “Delay Uncertainty Due to On-Chip Simultaneous Switching Noise in High Performance CMOS Integrated Circuits”, 2000 IEEE Workshop on Signal Processing Systems, Oct. 11-13, 2000, pp. 633-642.
Hajj, “Simultaneous Switching Noise, and Reliability Analyses of VLSI Core Logic,”Electrical Performance of Electronic Packaging, Oct. 25-27, 1999, p. 147.
Osorio et al., “255 CBGA Electrical Performance Comparison Through Package Electrical Charaterization and System Simulations”, Electrical Performance of Electronic Packaging, Oct. 2-4 1995, pp. 95-97.
Jou et al., “Low Switching Noise and Load-Adaptive Output Buffer Design Techniques”, IEEE Journal of Solid-State Circuits, vol. 36, No. 8, Aug. 2001, pp. 1239-11249.
11/343,461, Duong, Athony T., filed Jan. 30, 2006, “Integrated System Noise Managment - Decoupling Capacitance”, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
11/344,423, Duong Anthony T., filed Jan. 30, 2006, “Integrated System Noise management - Bounce Voltage”, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
11/344,313, Duong, Anthony T., filed Jan. 30, 2006, “Integrated System Noise Management - Clock Jitter”, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Do Thuan
Doan Nghia M
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Integrated system noise management—system level does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated system noise management—system level, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated system noise management—system level will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3968303