Static information storage and retrieval – Systems using particular element – Ferroelectric
Reexamination Certificate
2001-02-09
2003-02-04
Elms, Richard (Department: 2824)
Static information storage and retrieval
Systems using particular element
Ferroelectric
C365S063000, C365S065000, C365S214000, C365S229000
Reexamination Certificate
active
06515890
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The invention relates to an integrated semiconductor memory having memory cells with a ferroelectric memory property. The integrated semiconductor memory has a memory cell field with row lines for selecting memory cells and column lines for reading or writing data signals of the memory cells. The memory cells are in each case connected between one of the column lines and a charge line. The column line is connected to a read amplifier and the charge line is connected to a driver circuit which provides the charge line with a given potential. The column line and the charge line each have an active mode and an inactive mode.
Integrated semiconductor memories having so-called FeRAM memory cells (Ferroelectric Random Access Memory) which have a ferroelectric memory property are often constructed in a similar manner as, for example, DRAMs (Dynamic Random Access Memory). Memory cells in DRAMs are usually combined in a matrix-type memory cell array to form units of column lines and row lines. The column lines are generally connected to a read amplifier at which a data signal to be read out and amplified can be picked up.
In memory cells having a ferroelectric memory property, it is known that data signals are stored in the memory cell in the form of distinguishable polarization states of the material. In the operation of the semiconductor memory, the memory cells generally have a capacitive behavior. Semiconductor memories having such memory cells are known, for example, as so-called FeRAMs. The memory cells are usually connected between one of the column lines and a charge line also called a “plate”. This charge line is in most cases connected to a driver circuit through the use of which the charge line is at a given potential.
When operating the semiconductor memory, the column lines and the charge lines of the memory in each case have an active mode and an inactive mode. In the active mode, in which, for example, the content of a memory cell is read out, the corresponding column line is connected to a read amplifier and the charge line is at a given potential. In the inactive mode, the corresponding column lines and the charge lines are generally connected to a connection for a common supply potential.
This is necessary in order to prevent an unintended change of the content of a memory cell, for example due to interfering voltages. Such interfering voltages are produced, for example, by a signal being coupled from an active row line into an inactive charge line. With an active row line, the selection transistor between the memory cell and the relevant column line is in the conducting state. It is essential, especially in this operating state, for an inactive column line and an inactive charge line to have the same potential so that the two poles of the connected memory cell are at the same potential.
The column lines and charge lines which are in an inactive mode are frequently connected to a common voltage network. Such a voltage network generally has comparatively large line capacitances and line resistances caused by relatively large dimensions and line lengths. If, for example, interfering voltages are produced on an inactive column line along an active row line, for example by a signal being coupled in, it is possible that unwanted potential differences occur between this column line and the charge line of a connected memory cell. This is the case, in particular, if the connections of the column line and of the charge line to the voltage network for the common supply potential are spatially separate, that is to say, for example, are connected in different circuit parts of the semiconductor memory. Due to comparatively large line capacitances and line resistances of the voltage network, a necessary equalization of the potential between these lines is delayed in time. Thus, a short-term or transient potential difference can arise at the poles of the memory cells which are provided along an active row line and can change the content of the memory cells in an unintended manner.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide an integrated memory circuit which overcomes the above-mentioned disadvantages of the heretofore-known integrated memory circuits of this general type and in which the probability of any unintended change in the memory content of a memory cell due to interfering voltages can be kept comparatively small.
With the foregoing and other objects in view there is provided, in accordance with the invention, an integrated semiconductor memory, including:
a memory cell having a ferroelectric memory property;
a memory cell array including a row line for selecting the memory cell and a column line for reading data signals from the memory cell and writing data signals to the memory cell;
a charge line;
the memory cell being connected between the column line and the charge line;
a read amplifier connected to the column line, the read amplifier supplying an output signal;
a driver circuit connected to the charge line for providing a given potential to the charge line;
a connection for providing a common supply potential; and
the column line and the charge line each having an active operation mode and an inactive operation mode, and, when in the inactive operation mode, the column line and the charge line being jointly connected, in the read amplifier or in the driver circuit, to the connection for providing the common supply potential.
In other words, the object of the invention is achieved by an integrated semiconductor memory having memory cells with a ferroelectric memory property, having a memory cell array which has row lines for selecting memory cells and column lines for reading or writing data signals of the memory cells, in which the memory cells are in each case connected between one of the column lines and a charge line; in which the column line is connected to a read amplifier at which an output signal can be picked up; in which the charge line is connected to a driver circuit through the use of which the charge line can be placed at a predetermined potential; in which the column line and the charge line in each case have an active mode or an inactive mode; in which, in the inactive mode, the column line and the charge line are connected to a connection for a common supply potential; and in which the column line and the charge line are jointly connected to the connection for the supply potential in the read amplifier or in the driver circuit.
Due to the fact that the column line and the charge line are jointly connected to the connection for the common supply potential in the read amplifier or in the driver circuit, the corresponding column line and charge line are connected to the common supply potential in relative proximity to one another. This prevents comparatively large line capacitances and line resistances which are caused by comparatively large dimensions and line lengths of the voltage network. As a result, a relatively quick equalization of potential between the lines is possible in the case where interfering voltages are coupled into the relevant column line and/or charge line. Potential differences at the poles of a memory cell which is connected to an inactive column line and an active row line are kept comparatively small. This prevents any unintended change in the memory content of a memory cell due to interfering voltages.
The invention can be applied, in particular, to a semiconductor memory which is operated with a so-called Pulsed-Plate concept (PPL concept). During a read cycle for reading out a data signal from a memory cell, for example, the relevant column line has an active mode. The column line is connected to the read amplifier at which the data signal can be picked up. The relevant charge line is at a predetermined potential due to the driver circuit. This potential corresponds, for example, to the positive supply potential of the semiconductor memory. In the inactive mode, the relevant column line is separate from the read amplifier and, together with
Esterl Robert
Hönigschmid Heinz
Kandolf Helmut
Röhr Thomas
Greenberg Laurence A.
Infineon - Technologies AG
Mayback Gregory L.
Nguyen Van-Thu
Stemer Werner H.
LandOfFree
Integrated semiconductor memory having memory cells with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated semiconductor memory having memory cells with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor memory having memory cells with a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3143660