Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1990-08-03
1992-06-09
Bowler, Alyssa H.
Static information storage and retrieval
Read/write circuit
Bad bit
365154, 36523006, 365 51, G11C 700, G11C 800, G11C 11413
Patent
active
051213559
ABSTRACT:
Increasing the storage capacity of high-performance signal processors while maintaining the original RAM cell necessitates modification of the entire lay-out of the circuit. The invention relates to the once-only design of peripheral circuitry which provides control of blocks of 4 full CMOS RAM cells (easy to process) or 9 double-layer polysilicon cells (more difficult to process, but having smaller dimensions). It is defined in the RAM peripheral circuitry whether all 9 cells can be accessed (memory capacity from 2.sup.xx n to (2.sup.xx (n+1)+2.sup.xx (n-2)) or 8 cells can be accessed (memory capacity from 2.sup.x n to 2.sup.xx (n+1).
REFERENCES:
patent: 4047163 (1977-09-01), Choate et al.
patent: 4660178 (1987-04-01), Hardee et al.
patent: 4691301 (1987-09-01), Anderson
patent: 4695978 (1987-09-01), Itakura
patent: 4737933 (1988-04-01), Chiang et al.
patent: 4775942 (1988-10-01), Ferreri et al.
patent: 4849938 (1989-07-01), Furutani et al.
I.C.A.S.S.P., Apr. 8-11, 1986, Tokyo, Japan, J. L. van Meerbergen et al.
I.S.S.C.C., Feb. 1987, USA, J. L. van Meerbergen et al.
Gubbels Wilhelmus C. H.
van Meerbergen Jozef L.
Biren Steven R.
Bowler Alyssa H.
U.S. Philips Corp.
LandOfFree
Integrated semiconductor memory and signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated semiconductor memory and signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor memory and signal processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1810407