Integrated semiconductor memory and method for operating a...

Details Integrated semiconductor memory and method for operating a... Integrated semiconductor memory and method for operating a...

2008-01-29

2010-10-12

dinh, Son (Department: 2824)

Static information storage and retrieval

Read/write circuit

Complementing/balancing

C365S203000

Reexamination Certificate

active

07813196

ABSTRACT:
An integrated semiconductor memory contains a multiplicity of bit line pairs which each comprise a first bit line and a second bit line. Sense amplifiers are each coupled to one of the bit line pairs for evaluating a signal on the first and second bit lines. A data line pair coupled to at least one of the multiplicity of bit line pairs for outputting a datum is furthermore provided. A correction device is connected on the output side to the data line pair or to at least one bit line pair. The device is embodied for feeding a correction signal onto the line pair.

REFERENCES:
patent: 4404660 (1983-09-01), Menachem
patent: 6343038 (2002-01-01), Makino et al.
patent: 6545922 (2003-04-01), Nakazawa

Affiliated with

Also associated with

Rating

Integrated semiconductor memory and method for operating a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated semiconductor memory and method for operating a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor memory and method for operating a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4210535