Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2005-12-13
2005-12-13
Dang, Trung (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S283000, C438S284000, C257S365000, C257S401000
Reexamination Certificate
active
06974729
ABSTRACT:
A CMOS circuit for and method of forming a FinFET device is disclosed. The method includes providing a substrate comprising a semiconductor layer, forming on the semiconductor layer active areas insulated from each other by field areas, forming at least one dummy gate on at least one of said active areas and forming source and drain regions on the at least one of the active areas. The method also includes covering the substrate with an insulating layer leaving said dummy gate exposed and forming an open cavity by patterning the dummy gate to form a dummy fin and a semiconductor fin aligned to said dummy fin, both fins extending from the source to the drain regions.
REFERENCES:
patent: 6107663 (2000-08-01), Noble et al.
patent: 6118161 (2000-09-01), Chapman et al.
patent: 6207511 (2001-03-01), Chapman et al.
patent: 6252284 (2001-06-01), Muller et al.
patent: 6483156 (2002-11-01), Adkisson et al.
patent: 6583469 (2003-06-01), Fried et al.
patent: 6689650 (2004-02-01), Gambino et al.
patent: 6716684 (2004-04-01), Krivokapic et al.
Choi, et al., “Nanoscale CMOS Spacer FinFET for the Terabit Era”, IEEE Electron Device Letters, vol. 23, No. 1, pp. 25-27, (Jan. 2002).
Choi, et al., “Sub-20nm CMOS FinFet Technologies”, IEEE, pp. 421-424, (2001).
Hisamoto, et al., “A Folded-channel MOSFET for Deep-sub-tenth Micron Era”, International Electron Devices Meeting, pp. 1032-1034, (1998).
Huang, et al., “Sub-50 nm P-Channel FinFET”, IEEE Transactions on Electron Devices, vol. 48, No. 5, pp. 880-886, (May 2001).
Kedzierski, et al., “High-performance symmetric-gate and CMOS-compatible V, asymmetric-gate FinFET devices”, IEEE, pp. 437-440, (2001).
European Search Report dated Dec. 17, 2002 for European Application No. 02 44 7135.1.
Collaert Nadine
De Meyer Kristin
Dang Trung
Interuniversitair Microelektronica Centrum (IMEC)
Knobbe Martens Olson & Bear LLP
LandOfFree
Integrated semiconductor fin device and a method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated semiconductor fin device and a method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor fin device and a method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3475756