Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate
2008-05-06
2008-05-06
Cho, James (Department: 2819)
Electronic digital logic circuitry
Interface
Supply voltage level shifting
C326S068000, C327S108000
Reexamination Certificate
active
11182064
ABSTRACT:
An integrated receiver circuit for amplifying an input signal based on a reference signal includes two voltage converters to respectively convert the input and reference signals to level-converted input and reference signals. An amplifier stage includes a PMOS input differential amplifier driven by the converted input and reference signals, and an NMOS input differential amplifier driven by the input and reference signals. The amplifier stage is connected to a first control stage to compensate an output offset current generated by the amplifier stage. A second control stage is cascaded to the first control stage to provide a duty cycle correction of an output signal. The receiver circuit ensures amplification of an input signal even if a level of the reference signal is close to a supply voltage, the input and reference signals have a large variation range, or the input signal has an asymmetrical input swing about the reference signal.
REFERENCES:
patent: 5592063 (1997-01-01), Savignac et al.
patent: 5886578 (1999-03-01), Miyashita et al.
patent: 6285256 (2001-09-01), Wong
patent: 6806734 (2004-10-01), Cairns et al.
patent: 7034572 (2006-04-01), Kim et al.
patent: 2004/0174191 (2004-09-01), Radelinow
Cho James
Edell Shapiro & Finnan LLC
Hammond Crystal L
LandOfFree
Integrated receiver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated receiver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated receiver circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3906464