Integrated proof flow system and method

Details Integrated proof flow system and method Integrated proof flow system and method

2006-10-17

2006-10-17

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C714S032000, C703S014000

Reexamination Certificate

active

07124383

ABSTRACT:
Integrated proof flow methods and apparatuses are discussed. Integrated proof flow refers to attempting both formal verification and nonformal verification. A coverage metric can be changed by both attempting formal verification and by attempting nonformal verification. Some embodiments of the present invention provide proof flow methods that integrate verification and nonformal verification (e.g., bounded verification, multi-point proof, and/or vector-based simulation) to prove one or more properties in a circuit design.

REFERENCES:
patent: 6212675 (2001-04-01), Johnston et al.
patent: 6484134 (2002-11-01), Hoskote
patent: 6553514 (2003-04-01), Baumgartner et al.
patent: 6742166 (2004-05-01), Foster et al.
patent: 6745374 (2004-06-01), Tekumalla et al.
patent: 2002/0078424 (2002-06-01), Buckley, Jr.
patent: 2003/0076723 (2003-04-01), Zarrineh et al.
patent: WO 01/88765 (2001-11-01), None
Bartley, Mike G. et al., “A Comparison of Three Verification Techniques: Directed Testing, Pseudo-Random Testing and Property Checking,” Proceedings of the 39thACM/IEEE Design Automation Conference, (Jun. 2002) 6 pgs.
Burch; J.R. et al., “Symbolic Model Checking: 1020States and Beyond,” Proceedings of the Fifth Annual Symposium on Logic in Computer Science, (Jun. 1990) pp. 1-33.
Cabodi, Gianpiero et al., “Symbolic Exploration of Large Circuits with Enhanced Forward/Backward Traversals,” Proceedings of the European Conference on Design Automation, (Feb. 1994) pp. 22-27.
Iwashita, Hiroaki et al., “CTL Model Checking Based on Forward State Traversal,” Proceedings of the 1996 International Conference on Computer-Aided Design, (Nov. 1996), pp. 82-87.
Kuehlmann, Andreas et al., “Probabilistic State Space Search,” Proceedings of International Conference on Computer Aided Design, (Nov. 1999) pp. 574-579.
Yang, C. Han et al., “Validation with Guided Search of the State Space,” 35th Design Automation Conference, (Jun. 1998), pp. 599-604.
Yuan, Jun et al., “On Combining Formal and Informal Verification,” Proceedings of the 9th International Conference on Computer Aided Verification, (Jun. 1997) pp. 376-387.
Azzoni, P. et al., “An Error Simulation Based Approach to Measure Error Coverage of Formal Properties,” Proceedings of the 12thACM Great Lakes Symposium on VLSI ACE, (Apr. 2002) pp. 53-57.
Lu, Yuan et al., “A Semi-formal Verification Methodology,” Proceedings of the 4thInternational ASIC Conference, (Oct. 2001) pp. 33-37.
Emmitt, J. “Open Verification Library Aids Formal Verification And Simulation Methodology,” TechOnLine (Feb. 2001) pp. 1-6.
Ferrandi, F. et al., “Functional Test Generation For Behaviorally Sequential Models,” Design, Automation and Test in Europe Conference and Exhibition (Mar. 2001) pp. 403-410.
International Search Report, Jul. 29, 2005 (PCT/US2004/015093).

Affiliated with

Also associated with

Rating

Integrated proof flow system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated proof flow system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated proof flow system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3709726