Integrated processor/memory device with victim data cache

Details Integrated processor/memory device with victim data cache Integrated processor/memory device with victim data cache

1999-01-08

2000-10-03

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711119, 711122, G06F 1208

Patent

active

061287024

ABSTRACT:
An integrated processor/memory device comprising a main memory, a CPU, a victim cache, and a primary cache. The main memory comprises main memory banks. The victim cache stores victim cache sub-lines of words. Each of the victim cache sub-lines has a corresponding memory location in the main memory. When the CPU issues an address in the address space of the main memory, the victim cache determines whether a victim cache hit or miss has occurred in the victim cache. And, when a victim cache miss occurs, the victim cache replaces a selected victim cache sub-line of the victim cache sub-lines in the victim cache with a new victim cache sub-line. The primary cache comprises primary cache banks. Each of the primary cache banks stores one or more cache lines of words. Each cache line has a corresponding memory location in the corresponding main memory bank. When the CPU issues an address in the portion of the address space of the corresponding main memory bank, the corresponding primary cache bank determines whether a cache hit or a cache miss has occurred. When a cache miss occurs, the primary cache bank replaces a victim cache line of the cache lines in the primary cache bank with a new cache line from the corresponding memory location in the corresponding main memory bank specified by the issued address and routs a sub-line of the victim cache line as the new victim cache sub-line.

REFERENCES:
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4894770 (1990-01-01), Ward et al.
patent: 5184320 (1993-02-01), Dye
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5317718 (1994-05-01), Jouppi et al.
patent: 5386547 (1995-01-01), Jouppi et al.
patent: 5564035 (1996-10-01), Lai
patent: 5588130 (1996-12-01), Fujishima et al.
patent: 5623627 (1997-04-01), Witt
patent: 5649154 (1997-07-01), Kumar et al.
patent: 5650955 (1997-07-01), Puar et al.
patent: 5687338 (1997-11-01), Boggs et al.
patent: 5703806 (1997-12-01), Puar et al.
Patterson, D., "Microprocessors in 2020", Scientific American, Sep. 1995: 62-68.
Iwata et al. "Performance evaluation of a microprocessor with on-chip DRAM and high bandwidth internal bus", Custom integrated circuits conference, 1996, 5-8 May 1996: 269-272.
ADSP-21060 SHARC Microcomputer Family, Super Harvard Architecture Computer, Analog Devices, Norwood, MA (Oct. 1993).
Wulf, W. A., et al., "Hitting the Memory Wall: Implications of the Obvious", ACM Computer Architecture News, vol. 23 (1):20-24 (Mar. 1995).
Nowatzyk, A., et al., "The S3.mp Scalable Shared Memory Multiprocessor", Proc. of the 24th Int'l. Conference on Parallel Processing (1995).
Nowatzyk, A., et al., "S-Connect: from Networks of Workstations to Supercomputer Performance", Proc. Of the 22nd Int'l. Symp. On Computer Architecture (Jun. 1994).
Nowatzyk, A., et al. "Exploiting Parallelism in Cache Coherency Protocol Engines", Europar 1995, Stockholm, Sweden (1995).
Jouppi, N. P., "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers", Proceedings of the 17th Annual Int'l. Sympo. On Computer Architecture, pp. 364-373 (1990).
Fillo, M., et al. "The M-Machine Multicomputer", Artificial Intelligence Lab MIT, Cambridge, MA, (Mar. 1995).
Kogge, P.M., et al. "Execube-A New Architecture for Scaleable MPPs", Int'l. Conference on Parallel Processing (1994).
Shimizu, T., et al., "A Multimedia 32b RISC Microprocessor with 16Mb DRAM",IEEE,216-217 & 448 (1996).
Aimoto, Y., et al., "A 7.68GIPS 3.84 GB/s 1W Parallel Image-Processing RAM Integrating a 16mb DRAM and 128 Processors",IEEE,372-373 (1996).
"The IMS T800 Transputer", IEEE Micro, vol. 7(5):10-26 (Oct. 1987).
Saulsbury, A., et al., "Missing th Memory Wall: The Case for Processor/Memory Integration", Proceedings of the 23rd Annual Intl. Symposium on Computer Architecture, vol. 24(2):90-101 (May 1996).
Patterson, D., "Microprocessors in 2020",Scientific American,62-68 (Sep. 1995).
Thorson, M., "Internet Nuggets", Computer Architecture News, vol. 24(3):26-32 (Jun. 1996).

Affiliated with

Also associated with

Rating

Integrated processor/memory device with victim data cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated processor/memory device with victim data cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated processor/memory device with victim data cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-205483