Integrated placement and synthesis for timing closure of micropr

Details Integrated placement and synthesis for timing closure of micropr Integrated placement and synthesis for timing closure of micropr

1998-02-10

2000-06-27

Teska, Kevin J.

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

39550007, 39550011, 703 19, G06F 1750

Patent

active

060802014

ABSTRACT:
One aspect of the invention relates to a method for improving timing convergence in computer aided semiconductor circuit design. In one particular version of the invention, the method includes the steps of generating a behavioral model of a desired semiconductor circuit, which includes timing constraints for individual paths in the circuit, synthesizing the behavioral model to produce a netlist which represents an implementation of the desired semiconductor circuit mapped to a specific semiconductor technology, the netlist including a list of components in the circuit and a list of nets which connect the components in the circuit, and the step of synthesizing includes performing a timing analysis on the implementation so that the paths in the circuit represented by the netlist meet the timing constraints, the timing analysis being performed using estimated wire lengths for the nets. Next, the components in the netlist are placed into an image representing a predefined area of the semiconductor chip. During this step, actual wire lengths are determined for the nets in the netlist. The steps of synthesizing and placing are then repeated until timing convergences is achieved. Each time the step of synthesizing is repeated, the actual wire lengths from the step of placing are substituted for the estimated wire lengths. Finally, the circuit is routed to produce the final design data.

REFERENCES:
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5402357 (1995-03-01), Schaefer et al.
patent: 5629860 (1997-05-01), Jones et al.
patent: 5784600 (1998-07-01), Doreswamy et al.
patent: 5831870 (1998-11-01), Folta et al.
patent: 5838582 (1998-11-01), Mehrotra et al.
patent: 5923564 (1999-07-01), Jones
patent: 5937190 (1999-08-01), Gregory et al.
Predam, Massoud and Bhat, Narasimha, "Layout Driven Technology Mapping", 1991, pp. 99-105.
Ishioka, Takashi, Murofushi, Masako, Murakata, "Layout Driven Delay Optimization with Logic Re-synthesis", 1997.

Affiliated with

Also associated with

Rating

Integrated placement and synthesis for timing closure of micropr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated placement and synthesis for timing closure of micropr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated placement and synthesis for timing closure of micropr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1780772