Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-22
2008-08-12
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07412676
ABSTRACT:
An integrated verification and manufacturability tool provides more efficient verification of integrated device designs than verification using several different verification components. The integrated verification and manufacturability includes a hierarchical database to store shared design data accessed by multiple verification components (e.g., layout versus schematic, design rule check, optical process correction, phase shift mask assignment and OPC verification and machine language conversion). The hierarchical database includes representations of one or more additional, or intermediate layer structures that are created and used by the verification components for operations performed on the design being verified. Use of a single hierarchical database having shared data for access and use by multiple verification components streamlines the verification process, which provides an improved verification tool.
REFERENCES:
patent: 4532650 (1985-07-01), Wihl et al.
patent: 4762396 (1988-08-01), Dumant et al.
patent: 4989156 (1991-01-01), Ikenaga
patent: 5031111 (1991-07-01), Chao et al.
patent: 5182718 (1993-01-01), Harafuji et al.
patent: 5502654 (1996-03-01), Sawahata
patent: 5655110 (1997-08-01), Krivokapic et al.
patent: 5663893 (1997-09-01), Wampler et al.
patent: 5699447 (1997-12-01), Alumot et al.
patent: 5723233 (1998-03-01), Garza et al.
patent: 5825647 (1998-10-01), Tsudaka
patent: 5879844 (1999-03-01), Yamamoto et al.
patent: 6009251 (1999-12-01), Ho et al.
patent: 6016357 (2000-01-01), Neary et al.
patent: 6049660 (2000-04-01), Ahn et al.
patent: 6077310 (2000-06-01), Yamamoto et al.
patent: 6120952 (2000-09-01), Pierrat et al.
patent: 6128067 (2000-10-01), Hashimoto
patent: 6187483 (2001-02-01), Capodieci et al.
patent: 6226781 (2001-05-01), Nistler et al.
patent: 6243855 (2001-06-01), Kobayashi et al.
patent: 6249904 (2001-06-01), Cobb
patent: 6263299 (2001-07-01), Aleshin et al.
patent: 6269472 (2001-07-01), Garza et al.
patent: 6301697 (2001-10-01), Cobb
patent: 6317859 (2001-11-01), Papadopoulou
patent: 6370679 (2002-04-01), Chang et al.
patent: 6415421 (2002-07-01), Anderson et al.
patent: 6416907 (2002-07-01), Winder et al.
patent: 6425113 (2002-07-01), Anderson et al.
patent: 6425117 (2002-07-01), Pasch et al.
patent: 6453452 (2002-09-01), Chang et al.
patent: 6453457 (2002-09-01), Pierrat et al.
patent: 6467076 (2002-10-01), Cobb
patent: 6499003 (2002-12-01), Jones et al.
patent: 6620561 (2003-09-01), Winder et al.
patent: 6643616 (2003-11-01), Granik et al.
patent: 6665845 (2003-12-01), Aingaran et al.
patent: 6792159 (2004-09-01), Aufrichtig et al.
patent: 6792590 (2004-09-01), Pierrat et al.
patent: 6815129 (2004-11-01), Bjorkholm et al.
patent: 7017141 (2006-03-01), Anderson et al.
patent: 7240321 (2007-07-01), Cobb et al.
patent: 2002/0100005 (2002-07-01), Anderson et al.
patent: 2002/0199157 (2002-12-01), Cobb
patent: 2003/0170551 (2003-09-01), Futatsuya
patent: 2004/0005089 (2004-01-01), Robles et al.
patent: 2004/0063000 (2004-04-01), Maurer et al.
patent: 2004/0088149 (2004-05-01), Cobb
patent: 2004/0133871 (2004-07-01), Granik et al.
patent: 2005/0050490 (2005-03-01), Futatsuya et al.
patent: 9-319067 (1997-12-01), None
patent: 09319067 (1997-12-01), None
patent: 11-102380 (1999-04-01), None
patent: 2004-502961 (2004-01-01), None
patent: WO 99/14637 (1999-03-01), None
patent: WO 99/14638 (1999-03-01), None
patent: 01/65315 (2001-09-01), None
patent: WO 01/65315 (2001-09-01), None
patent: WO 01/97048 (2001-12-01), None
patent: WO 01/97096 (2001-12-01), None
Malhotra et al., Verifying the “Correctness” of Your Optical Proximity Correction Designs, Mar. 1999, SPIE, pp. 130-136.
Cobb, N. “Flexible Sparse and Dense OPC Algorithms,”SPIE Photomask and Next-Generation Lithography Mask Technology XII, Bellingham, Washington, 2005, vol. 5853, pp. 693-702.
Malhotra, V.K. et al., “Verifying the ‘Correctness’ of Your Optical Proximity Correction Designs,”SPIE Conference on Optical Microlithography XII, Santa Clara, Calif., Mar. 1999, vol. 3679, pp. 130-137.
Tsujimoto, E., et al., “Automatic Parallel Optical Proximity Correction System for Application With Hierarchial Data Structure,”SPIE Conference on Optical Microlithography XII, Santa Clara, Calif., Mar. 1999, vol. 3679, pp. 675-685.
Tsujimoto, E., et al., “Hierarchical Mask Data Design System (Prophet) for Aerial Image Simulation, Automatic Phase-Shifter Placement, and Subpeak Overlap Checking,”SPIE, vol. 3096, pp. 163-172.
Watanabe, T., et al., “Automatic Parallel Optical Proximity Correction and Verification System,”SPIE Optical Microlithography XIII, vol. 4000, pp. 1015-1023.
Watanabe, T., et al., Enhancement of Hierarchical Mask Data Design System (Prophet),SPIE Symposium on Photomask and X-Ray Mask Technology VI, Yokohama, Japan, Sep. 1999, vol. 3748, pp. 196-204.
Word, J. et al., “Enhanced Model Based OPC for 65nm and Below,”Proceedings of SPIE 5567:1305-1314, 2004.
Mentor Graphics Corporation, News & Views, Mar. 1999, <http://www.mentorg.co.jp/N-V/99—3/dsm.html> [retrieved Nov. 7, 2006].
Mentor Graphics Corporation, News & Views, Mar. 1999, <http://www.mentorg.co.jp/N-V/99—3/opc.html> [retrieved Nov. 7, 2006].
Mentor Graphics Corporation, News & Views, Apr. 2000, <http://www.mentorg.co.jp/N-V/00—04/ppower.html> [retrieved Nov. 7, 2006].
Boning, D.S., et al., “The Intertool Profile Interchange Format: An Object-Oriented Approach,”IEEE Trans. in Computer-Aided Design, vol. 10, No. 9, Sep. 1991, pp. 1150-1156.
Chen et al., “Analysis of the Impact of Proximity Correction Algorithms on Circuit Performance,”IEEE Trans. on Semiconductor Manufacturing, vol. 12, No. 3, Aug. 1999, pp. 313-322.
Cobb, N., and A. Zakhor, “Experimental Results on Optical Proximity Correction With Variable Threshold Resist Model,”Proceedings of SPIE vol. 3051: Symposium on Optical Microlithography X, Santa Clara, Calif., Mar. 10-14, 1997, pp. 458-468.
Cobb, N., and A. Zakhor, “Fast Sparse Aerial Image Calculation for OPC,”Proceedings of SPIE, Vol. 2621: 15th Annual BACUS Symposium on Photomask Technology and Management, Santa Clara, Calif., Sep. 20-22, 1995, pp. 534-545.
Cobb, N., and A. Zakhor, “Fast, Low-Complexity Mask Design,”Proceedings of SPIE, vol. 2440: Symposium on Optical/Laser Microlithography VIII, Santa Clara, Calif., Feb. 22-24, 1995, pp. 313-327.
Cobb, N., and A. Zakhor, “Large Area Phase-Shift Mask Design,”Proceedings of SPIE, vol. 2197: Symposium on Optical/Laser Microlithography VII, San Jose, Calif., Mar. 2-4, 1994, pp. 348-360.
Cobb, N., and Y. Granik, “Model-Based OPC Using the MEEF Matrix,”Proceedings of SPIE, vol. 4889: 22nd Annual BACUS Symposium on Photomask Technology, Monterey, Calif., Sep. 30-Oct. 4, 2002, p. 147.
Cobb, N., and Y. Granik, “Using OPC to Optimize for Image Slope and Improve Process Window,” (Nov. 20, 2002),Proceedings of SPIE, vol. 5130: Photomask Japan, Yokohama, Japan, Apr. 16-18, 2003, p. 42.
Cobb., N., et al., “Mathematical and CAD Framework for Proximity Correction,”Proceedings of SPIE, vol. 2726: Symposium on Optical Microlithography IX, Santa Clara, Calif., Mar. 13-15, 1996, pp. 208-222.
Cook et al., “Pyramid-A Hierarchical, Rule-Based Approach Toward Proximity Effect Correction-Prt II: Correction,”IEEE Trans. on Semiconductor Manufacturing, vol. 11, No. 1, Feb. 1998, pp. 117-128.
Granik, Y., “Generalized MEEF Theory,”Interface 2001, Nov. 2001.
Granik, Y., and N. Cobb, “MEEF as a Matrix,”Proceedings of SPIE, vol. 4562: 21st Annual BACUS Symposium on Photomask Technology, Monterey, Calif., Oct. 2-5, 2001, pp. 980-991.
Granik, Y., and N. Cobb, “Two-Dimensional G-MEEF Theory and Applications,”Proceedings of SPIE, vol. 4754: Symposium on Photomask and Next-Generation Lithography Mask Technology IX, Yokohama, Japam, Apr. 23-25, 2002,
Cobb Nicolas B
Miloslavsky Eugene
Chiang Jack
Christensen O'Connor Johnson & Kindness PLLC
Doan Nghia M.
LandOfFree
Integrated OPC verification tool does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated OPC verification tool, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated OPC verification tool will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4009334