Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2007-10-16
2007-10-16
Portka, Gary (Department: 2188)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C370S254000, C370S392000
Reexamination Certificate
active
10125686
ABSTRACT:
A technique to implement an integrated multidimensional sorter (306) is to store data such that it may be retrieved in a sorted fashion. Entries are stored (407) into a memory according to time stamp value, and the time stamp value is divided (412) into multiple portions. The memory is organized as a pointer memory (505, 508, 513, and520). An integrated multidimensional sorter may be implemented using integrated circuit technology using one or more integrated circuits (306). These integrated circuits may be used in management of network traffic, and provides quality of service (QoS) control.
REFERENCES:
patent: 5327557 (1994-07-01), Emmond
patent: 5636210 (1997-06-01), Agrawal
patent: 5659755 (1997-08-01), Strohacker
patent: 6064674 (2000-05-01), Doidge et al.
patent: 6205470 (2001-03-01), Madden et al.
patent: 6529508 (2003-03-01), Li et al.
patent: 6553002 (2003-04-01), Bremer et al.
patent: 6701469 (2004-03-01), Matter et al.
Aka Chan LLP
DinoChip, Inc.
Doan Duc T.
Portka Gary
LandOfFree
Integrated multidimensional sorter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated multidimensional sorter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated multidimensional sorter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3853935