Integrated injection logic memory circuit

Details Integrated injection logic memory circuit Integrated injection logic memory circuit

1976-01-28

1977-11-01

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

365156, 365181, G11C 1140, G11C 1300

Patent

active

040568105

ABSTRACT:
A new integrated circuit in which bias currents are supplied by means of a current injector, a multi-layer structure in which current is supplied, by means of injection and collection of charge carriers via rectifying junctions, to zones to be biased of circuit elements of the circuit, preferably in the form of charge carriers which are collected by the zones to be biased themselves from one of the layers of the current injector. By means of said current injector circuit arrangements can be realized without load resistors being necessary, while the wiring pattern may be very simple and the packing density of the circuit elements may be very high. In addition a simple method of manufacturing with comparatively few operations can in many cases be used in particular upon application of transistors having a structure which is inverted relative to the conventional structure.

REFERENCES:
patent: 3801967 (1974-04-01), Berger

Affiliated with

Also associated with

Rating

Integrated injection logic memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated injection logic memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated injection logic memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-10206