Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-06-14
2011-06-14
Fahmy, Wael M (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C438S151000, C257S213000
Reexamination Certificate
active
07960789
ABSTRACT:
An integrated field-effect transistor is described in which a substrate region is surrounded by: two terminal regions (a source region and a drain region), two electrically insulating layers, two electrically insulating regions, and an electrically conductive connecting region. The insulating layers are arranged at mutually opposite sides of the substrate region and are adjoined by control regions. The insulating regions are arranged at mutually opposite sides of the substrate region. The electrically conductive connecting region produces an electrically conductive connection between one terminal region and the substrate region. The connecting region includes a metal-semiconductor compound. Part of a covering area of the substrate region is covered by the connecting region, which extends further over a covering area of the source region. The part of the covering area of the substrate region covers the substrate region between the two insulating layers and between the two control regions.
REFERENCES:
patent: 4965213 (1990-10-01), Blake
patent: 4996574 (1991-02-01), Shirasaki
patent: 5683918 (1997-11-01), Smith et al.
patent: 5821575 (1998-10-01), Mistry et al.
patent: 5930605 (1999-07-01), Mistry et al.
patent: 6300182 (2001-10-01), Yu
patent: 6396108 (2002-05-01), Krivokapic et al.
patent: 6800511 (2004-10-01), Park et al.
patent: 2002/0130354 (2002-09-01), Sekigawa et al.
patent: 2003/0178670 (2003-09-01), Fried et al.
patent: 05-075127 (1993-03-01), None
J.M. Hwang, H. Lu, Y.D. Sheu, W. Bailey, P. Mei, G. Pollack,Premature Breakdown in Non-Fully Depleted SOI/Mosfets with Body-Tied-To-Source Structure, pp. 34-35, SOI Conference, Proceedings. IEEE, Oct. 1, 1991.
C.J. Chang-Hasnain, J.P. Harbison, C.E. Zah, L.T. Florez and N.C. Andreadakis,Supression of Latch in SOI Mosfits By Silicidation of Source, pp. 1003-1005, Electronics Letters, vol. 27, May 23, 1991.
F.L. Duan and D.E. Ioannou,Design and Analysis of a Novel Mixed Accumulations/Inversion Mode FD SOI Mosfet, pp. 100-101, Proceedings IEEE International SOI Conference, Oct. 1997.
S. Cristoloveanu and G. Reichert,Recent Advances in SOI Materials and Device Technologies for High Temperature, pp. 86-93, High-Temperature Electronics, Materials, Devices and Sensors Conference, IEEE, Feb. 1998.
Srinath Krishnan,Efficacy of Body Ties Under Dynamic Switching Conditions in Partially Depleted SOI CMOS Technology, pp. 140-141, IEEE International SOI Conference, 1997.
Jeffrey W. Sleight,DC and Transient Characterization a Compact Schottky Body Contact Technology for SOI Transistors, pp. 1451-1456, IEEE Transactions on Electron Devices, Jul. 1999.
International Search Report from corresponding PCT application No. PCT/DE03/03131.
Examination Report from corresponding PCT application No. PCT/DE03/03131.
Japanese Office Action for Serial No. 2004-540489, Dated Nov. 21, 2008.
Brinks Hofer Gilson & Lione
Fahmy Wael M
Infineon - Technologies AG
Salerno Sarah K
LandOfFree
Integrated field-effect transistor comprising two control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated field-effect transistor comprising two control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated field-effect transistor comprising two control... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2733542