Integrated EJTAG external bus interface

Details Integrated EJTAG external bus interface Integrated EJTAG external bus interface

2000-11-29

2002-11-19

Iqbal, Nadeem (Department: 2184)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S733000

Reexamination Certificate

active

06484273

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for implementing a bus interface unit in a microprocessor core generally and, more particularly, to a method and/or architecture for integrating an EJTAG interface with an external bus.
BACKGROUND OF THE INVENTION
High performance 32-bit and 64-bit Reduced Instruction Set Computer (RISC) processors are an important part of digital consumer electronics, information appliances, set-top boxes, and office automation applications. However, effective debug and development tools for high performance RISC processors remains a concern. Additionally, debugging and hardware/software integration is a significant burden to prototype development and ultimately to market opportunity window.
It would be desirable to provide a method and/or architecture that can reduce die space, complexity and design overhead in the design of integrated circuits.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a processor and an interface. The processor may be configured to support system-on-chip debugging. The interface circuit may be coupled to the processor and configured to interface with an external bus. Reading and writing commands of the processor may be integrated with the system-on-chip debugging.
The objects, features and advantages of the present invention include providing a method and/or architecture for implementing a microprocessor core with a bus interface unit implementing an integrated EJTAG interface that may (i) reduce die space, complexity and overhead; (ii) provide a non-intrusive development and debug technology; (iii) provide real time debug features; (iv) eliminate a need for an independent interface to an external bus; (v) simplify the bus interface unit; and/or (vi) simplify the EJTAG interface.


REFERENCES:
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5544311 (1996-08-01), Harenberg et al.
patent: 5668815 (1997-09-01), Gittinger et al.
patent: 5964893 (1999-10-01), Circello et al.
patent: 5978902 (1999-11-01), Mann
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 6026501 (2000-02-01), Hohl et al.
patent: 6075941 (2000-06-01), Itoh et al.
patent: 6094729 (2000-07-01), Mann
patent: 6145123 (2000-11-01), Torrey et al.
patent: 6185731 (2001-02-01), Maeda et al.
patent: 6202172 (2001-03-01), Ponte
patent: 6209045 (2001-03-01), Hasegawa et al.
patent: 6263373 (2001-07-01), Cromer et al.
IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std. 1149.1-1990, pp. 1-127 (plus i-vi supplemental).
Supplemental to IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture, 1995, pp. 1-68.
MIPS EJTAG Debug Solution 980818 Rev. 2.0.0, 1997, 1998, pp. 1-121.

Affiliated with

Also associated with

Rating

Integrated EJTAG external bus interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated EJTAG external bus interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated EJTAG external bus interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2973692