Integrated dynamic write-read memory with a decoder blocking the

Details Integrated dynamic write-read memory with a decoder blocking the Integrated dynamic write-read memory with a decoder blocking the

1984-03-23

1987-01-06

Moffitt, James W.

Static information storage and retrieval

Read/write circuit

Bad bit

G11C 700

Patent

active

046351906

ABSTRACT:
An integrated dynamic write-read memory includes at least one redundant row and/or column initially excluded from normal operation of the memory but available for normal operation as a replacement. At least one row decoder is connected to the memory matrix and at least one column decoder is connected to the memory matrix for addressing. A column address pulse is fed to the memory matrix for initiating addressing by matrix columns and a row address pulse is fed to the memory matrix for initiating addressing by matrix rows. A normal data path leading out of the memory matrix includes a tristate output connected to the normal data path and actuated by addressing with the stored digital data. Another decoder is connected in the normal data path between the memory matrix and the tristate output with an output connected to the tristate output. The other decoder blocks the normal data path from the memory matrix to the tristate output upon addressing each row or column of the portion of the memory matrix intended for normal operation replaced by a redundant row or column and upon simultaneous external activation of the other decoder. The other decoder also indicates the insertion of a redundant row or column in place of a row or column in the portion of the memory matrix intended for normal operation with the appearance of a uniform indicating signal at the data output.

REFERENCES:
patent: 3753244 (1973-08-01), Sumilas et al.
patent: 4459685 (1984-07-01), Sud et al.
patent: 4538245 (1985-08-01), Smarandolu et al.
Electronics, 3/24/82, pp. 121-124.
Electronic 1980, H.22, p. 93, Chapt. 2.7.1.
1981 IEEE Internat'l Solid States Circuit Conf., pp. 84-85.
1976 IEEE Internat'l Solid States Circuit Conf., pp. 128-129.
Electronics, 4/28/77, pp. 115-119.

Affiliated with

Also associated with

Rating

Integrated dynamic write-read memory with a decoder blocking the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated dynamic write-read memory with a decoder blocking the, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated dynamic write-read memory with a decoder blocking the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-688664