Integrated DDC memory with bitwise erase

Static information storage and retrieval – Systems using particular element – Semiconductive

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307238, G11C 1140

Patent

active

041308905

ABSTRACT:
This relates to a monolithic dual-dielectric cell (DDC) memory array with a DDCFET matrix. The substrate zones of these DDCFETs are inserted into a substrate body having islands for decoder logic and potential selection integrated MISFET circuits. These circuits provide potentials to bitwise write, erase or read the matrix.

REFERENCES:
patent: 3618051 (1971-11-01), Oleksiak
patent: 3733591 (1973-05-01), Cricchi
patent: 3971001 (1976-07-01), Lodi

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated DDC memory with bitwise erase does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated DDC memory with bitwise erase, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated DDC memory with bitwise erase will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2376502

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.