Integrated critical dimension control for semiconductor device m

Radiant energy – Irradiation of objects or material – Irradiation of semiconductor devices

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

25049223, 250310, 2502521, G01N 23225, G06K 900

Patent

active

061506648

ABSTRACT:
A method and apparatus for reducing lot to lot CD variation in semiconductor wafer processing feeds back information gathered during inspection of a wafer, such as after photoresist application, exposure and development, to upcoming lots that will be going through the photolithography process, and feeds forward information to adjust the next process the inspected wafer will undergo (e.g., the etch process). Embodiments include forming a feature such as an etch mask on a semiconductor wafer at a "photo cell" by a photolithography process, then conventionally imaging the feature with a CD-SEM to measure its CD and other sensitive parameters. The measured parameters are linked, via the feature's SEM waveform, to photolithography adjustable parameters such as stepper focus and exposure settings. If the measured parameters deviate from design dimensions, the linked information on focus and exposure is fed back to the photo cell so the stepper can be adjusted, either automatically or at the user's discretion, to correct the deviation in following lots. The measured parameters are also linked to etch process adjustable parameters such as etch recipes for different over-etch and/or etch chemistry. If the measured parameters deviate from desired values, a linked etch recipe to correct the error is fed forward to the etcher and implemented automatically or at the user's discretion. This feedback and feed-forward mechanism improves lot to lot CD control at inspection following photoresist development and at final inspection as well.

REFERENCES:
patent: 5109430 (1992-04-01), Nishihara et al.
patent: 6054710 (2000-04-01), Bruggeman
Davidson et al., "An Inverse Scattering Approach to SEM Line Width Measurements", Technical Program and Abstract Digest, SPIE's 24.sup.th International Symposium on Microlithography, Mar. 1999, Santa Clara, CA.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated critical dimension control for semiconductor device m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated critical dimension control for semiconductor device m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated critical dimension control for semiconductor device m will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1259701

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.