Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-12
2006-12-12
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07149994
ABSTRACT:
A method (200) of placing inputs, outputs, and clocks in a circuit design can include assigning (205) initial locations to inputs and outputs of the circuit design, selecting (210) at least one component type for the circuit design, and generating (215) a cost function having parameters corresponding to the selected component type. The method further can include annealing (220) the selected component type using the cost function and determining design constraints (225) for the selected component type according to the annealing step. The method can repeat to process additional component types such that design constraints determined for each additional component type do not violate design constraints determined for prior component types.
REFERENCES:
patent: 4495559 (1985-01-01), Gelatt et al.
patent: 5757658 (1998-05-01), Rodman et al.
patent: 5917729 (1999-06-01), Naganuma et al.
patent: 6111448 (2000-08-01), Shibayama
patent: 6442743 (2002-08-01), Sarrafzadeh et al.
patent: 6513149 (2003-01-01), Donato
patent: 6578183 (2003-06-01), Cheong et al.
patent: 6583648 (2003-06-01), Cai
patent: 6789244 (2004-09-01), Dasasathyan et al.
patent: 6851099 (2005-02-01), Sarrafzadeh et al.
patent: 6865726 (2005-03-01), Igusa et al.
patent: 6871328 (2005-03-01), Fung et al.
patent: 2003/0222872 (2003-12-01), Lin et al.
S. Kirkpatrick, C. D. Gelatt, Jr., M. P. Vecchi; “Optimization by Simulated Annealing”; Science; May 13, 1983, vol. 200, No. 4598; pp. 671-680.
Emi Eto et al.; “Local Clocking Resources in Virtex-II Devices”; XAPP609 (v1.0) Jan. 23, 2003; available from Xilinx, Inc. at www.xilinx.com; pp. 1-14.
Xilinx, Inc.; Virtex-II Platform FPGA Handbook; “Using Global Clock Networks”; available from Xilinx, Inc. at www.xilinx.com; pp. 142-160, Dec. 2000.
Dasasathyan Srinivasan
Wang Qiang
Kanzaki Kim
Maunu LeRoy D.
Meles Pablo
Siek Vuthe
Xilinx , Inc.
LandOfFree
Integrated clock and input output placer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated clock and input output placer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated clock and input output placer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3662593