Integrated circuits with bus-based programmable interconnect...

Details Integrated circuits with bus-based programmable interconnect... Integrated circuits with bus-based programmable interconnect...

2008-07-17

2009-12-22

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S039000, C326S040000

Reexamination Certificate

active

07635989

ABSTRACT:
Integrated circuits (ICs) having bus-based programmable interconnect structures are provided. An IC includes substantially similar logic blocks and a programmable interconnect structure programmably interconnecting the logic blocks. The programmable interconnect structure includes bus structures and programmable switching structures programmably interconnecting the bus structures. Each bus structure includes N data lines, where N is an integer greater than one, and N commonly controlled storage elements (e.g., latches) for storing data on the N data lines. In some embodiments, at least one of the bus structures includes handshake logic, including a C-element coupled to drive a ready line, to receive an acknowledge line, and to provide a control signal to each of the N storage elements in the bus structure. In some embodiments, each of the programmable switching structures includes N M-input data multiplexers, an M-input ready multiplexer, and an M-output acknowledge demultiplexer, M being an integer greater than one.

REFERENCES:
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5367209 (1994-11-01), Hauck et al.
patent: 7154299 (2006-12-01), Swami et al.
patent: 7504851 (2009-03-01), Manohar et al.
patent: 7505304 (2009-03-01), Manohar et al.
patent: 2005/0077918 (2005-04-01), Teifel et al.
patent: 2007/0241782 (2007-10-01), Teig et al.
patent: 2007/0253240 (2007-11-01), Manohar et al.
patent: 2007/0256038 (2007-11-01), Manohar
patent: 2007/0257702 (2007-11-01), Hutchings et al.
patent: 2007/0262786 (2007-11-01), Manohar et al.
patent: 2008/0168407 (2008-07-01), Manohar
U.S. Appl. No. 12/417,007, filed Apr. 2, 2009, Young et al.
U.S. Appl. No. 12/417,010, filed Apr. 2, 2009, Young.
U.S. Appl. No. 12/417,012, filed Apr. 2, 2009, Young.
U.S. Appl. No. 12/417,013, filed Apr. 2, 2009, Young et al.
U.S. Appl. No. 12/417,015, filed Apr. 2, 2009, Young.
U.S. Appl. No. 12/417,018, filed Apr. 2, 2009, Young et al.
U.S. Appl. No. 12/417,020, filed Apr. 2, 2009, Gaide et al.
U.S. Appl. No. 12/417,023, filed Apr. 2, 2009, Gaide et al.
U.S. Appl. No. 12/417,024, filed Apr. 2, 2009, Gaide et al.
U.S. Appl. No. 12/417,033, filed Apr. 2, 2009, Gaide et al.
U.S. Appl. No. 12/417,036, filed Apr. 2, 2009, Gaide et al.
U.S. Appl. No. 12/417,040, filed Apr. 2, 2009, Gaide et al.
U.S. Appl. No. 12/417,043, filed Apr. 2, 2009, Gaide et al.
U.S. Appl. No. 12/417,046, filed Apr. 2, 2009, Young et al.
U.S. Appl. No. 12/417,048, filed Apr. 2, 2009, Young et al.
U.S. Appl. No. 12/417,051, filed Apr. 2, 2009, Young et al.
U.S. Appl. No. 12/417,054, filed Apr. 2, 2009, Young et al.
U.S. Appl. No. 12/417,057, filed Apr. 2, 2009, Young et al.
Achronix Semiconductor Corp.,Introduction to Achronix FPGAs, WP001 Rev. 1.6, Aug. 7, 2008, pp. 1-7, available from Achronix Semiconductor Corp., San Jose, California, USA.
Achronix Semiconductor Corp.,Speedster FPGA Family, PB001 v3.5, copyright 2008, pp. 1-2, available from Achronix Semiconductor Corp., San Jose, California, USA.
Ye, A. et al., “Measuring and utilising the correlation between signal connectivity and signal positioning for FPGAs containing multi-bit building blocks,”IEE Proc.-Comput. Digit. Tech., May 2006, pp. 146-156, vol. 153, No. 3.
Ye, Andy et al., “Using Bus-Based Connections to Improve Field-Programmable Gate-Array Density for Implementing Datapath Circuits,”IEEE Transactions on Very Large Scale Integrations (VLSI) Systems, May 2006, pp. 462-473, vol. 14, No. 5.
Borriello, G. et al.; “The Triptych FPGA Architecture”; IEEE Transactions on Very Large Scale Integration (VLSI) Systems; vol. 3, No. 4; Dec. 1990; Copyright 1995 IEEE; pp. 491-501.
Sparso, J.; “Asynchronous Circuit Design— A Tutorial”; Copyright 2006 Jens Sparso; Technical University of Denmark; pp. 1-179.
Huang, Randy; “Hardware-Assisted Fast Routing for Runtime Reconfigurable Computing”; A dissertation submitted in partial satisfaction . . . University of California, Berkeley; Fall 2004; pp. 1-43.
Teifel, John et al.; “Highly Pipelined Asynchronous FPGAs”; FPGA 04; Feb. 22-24, 2004; Copyright 2004 ACM; pp. 133-142.
Hauser, John; “The Garp Architecture”; University of California at Berkeley; ;Oct. 1997; pp. 1-56.
Payne, R.; “Asynchronous FPGA Architecture”; Copyright IEE, 1996; IEE Proceedings online No. 19960655; Dec. 13, 1996; pp. 282286.
Martin, Alain et al.; “The Design of an Asynchronous Microprocessor”; Proc. Decennial Caltech Conference on VLSI; Mar. 20-22, 1989; pp. 1-23.
Hauck, Scott et al.; “Montage: an FPGA for Synchronous and Asynchronous Circuits”; Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping; 1993; pp. 44-51.
Hauck, Scott, et al.; “An FPGA for Implementing Asynchronous Circuits”; IEEE Design and Test of Computers; Vol. II, No. 3; Fall, 1994; pp. 60-69.
Hauck, Scott; “Asynchronous Design Methodologies: An Overview”; Proceedings of the IEEE; vol. 83, No. 1; Jan. 1995; pp. 69-93.
From Wikipedia, the free Encyclopedia; “C-element”; downloaded from http://en.wikipedia.org/wiki/C-element, Jul. 17, 2008; pp. 1-2.
Tsu, William et al.; “High-Speed, Hierarchical Synchronous Reconfigurable Array”; FPGA 99 Monterey CA; Copyright ACM 1999; pp. 125-134.
Xilinx, Inc.; U.S. Appl. No. 12/174,905, by Young filed on Jul. 17, 2008.
Xilinx, Inc.; U.S. Appl. No. 12/174,945, by Young filed on Jul. 17, 2008.
Xilinx, Inc.; U.S. Appl. No. 12/174,956, by Young filed on Jul. 17, 2008.
Xilinx, Inc.; U.S. Appl. No. 12/174,972, by Young et al. filed on Jul. 17, 2008.

Affiliated with

Also associated with

Rating

Integrated circuits with bus-based programmable interconnect... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuits with bus-based programmable interconnect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuits with bus-based programmable interconnect... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4086070