Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-06-30
1999-12-21
Meier, Stephen D.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257303, H01L 27108, H01L 2976, H01L 2994, H01L 31119
Patent
active
060052686
ABSTRACT:
The invention includes a number of methods and structures pertaining to integrated circuitry. The invention encompasses a method of forming an integrated circuit comprising: a) forming an insulative material layer over a first node location and a second node location, the insulative material layer having an uppermost surface; and b) forming first and second conductive pedestals extending through the insulative material layer and in electrical connection with the first and second node locations, the conductive pedestals comprising exposed uppermost surfaces which are above the uppermost surface of the insulative material layer. The invention also encompasses an integrated circuit comprising: a) a first node location and a second node location within a semiconductor substrate; b) a transistor gate electrically connecting the first and second node locations; c) an insulative material layer over the semiconductor substrate, the insulative material layer comprising an uppermost surface; d) a first conductive pedestal extending through the insulative material layer and in electrical connection with the first node location; e) a second conductive pedestal extending through the insulative material layer and in electrical connection with the second node location; f) the conductive pedestals comprising uppermost surfaces which are at a common elevational height relative to one another and are above the uppermost surface of the insulative material layer in a region proximate the pedestals.
REFERENCES:
patent: 5294561 (1994-03-01), Tanigawa
patent: 5318927 (1994-06-01), Sandhu et al.
patent: 5391511 (1995-02-01), Doan et al.
patent: 5401681 (1995-03-01), Dennison
patent: 5438011 (1995-08-01), Blalock et al.
patent: 5547888 (1996-08-01), Yamazaki
patent: 5563089 (1996-10-01), Jost et al.
patent: 5565372 (1996-10-01), Kim
patent: 5567640 (1996-10-01), Tseng
patent: 5604147 (1997-02-01), Fischer et al.
patent: 5605857 (1997-02-01), Jost et al.
patent: 5627095 (1997-05-01), Koh et al.
patent: 5661064 (1997-08-01), Figura et al.
patent: 5677222 (1997-10-01), Tseng
patent: 5686337 (1997-11-01), Koh et al.
patent: 5686339 (1997-11-01), Lee et al.
patent: 5688713 (1997-11-01), Linlui et al.
patent: 5712202 (1998-01-01), Liaw et al.
patent: 5786249 (1998-07-01), Dennison
patent: 5796135 (1998-08-01), Liang et al.
Parekh Angela S.
Parekh Kunal R.
Meier Stephen D.
Micro)n Technology, Inc.
LandOfFree
Integrated circuitry, DRAM cells, capacitors, and methods of for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuitry, DRAM cells, capacitors, and methods of for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuitry, DRAM cells, capacitors, and methods of for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-507640