Electronic digital logic circuitry – Interface
Reexamination Certificate
2011-07-26
2011-07-26
Le, Don P (Department: 2819)
Electronic digital logic circuitry
Interface
C326S082000
Reexamination Certificate
active
07986164
ABSTRACT:
An apparatus includes a digital interface circuit configured to provide a digital interface. The digital interface is configurable based on a mode of operation of the digital interface circuit. The apparatus also includes input and output level-shift circuits. The input level-shift circuit is configured to shift a voltage level of an input signal for the digital interface circuit. The output level-shift circuit is configured to shift a voltage level of an output signal from the digital interface circuit. The input level-shifting and the output level-shifting are based on first and second level-shift input voltages. The apparatus further includes a mode detector configured to identify at least two modes of operation for the digital interface circuit based on the first and second level-shift input voltages. For example, the digital interface circuit could be configured to function as a serial or parallel interface depending on which level-shift input voltage is greater.
REFERENCES:
patent: 4618785 (1986-10-01), van Tran
patent: 5204557 (1993-04-01), Nguyen
patent: 5896044 (1999-04-01), Walden
patent: 6104732 (2000-08-01), Pearman
patent: 6370075 (2002-04-01), Haeberli et al.
patent: 6373285 (2002-04-01), Konishi
patent: 6661696 (2003-12-01), Schwartz et al.
patent: 6765552 (2004-07-01), Yamazaki et al.
patent: 7181635 (2007-02-01), Byrne et al.
patent: 7573327 (2009-08-01), Pertijs et al.
patent: 7584314 (2009-09-01), Sauerwald
patent: 2003/0142233 (2003-07-01), Eckhardt et al.
patent: 2004/0008725 (2004-01-01), McNamara et al.
patent: 2006/0109019 (2006-05-01), Liu
patent: 2006/0244709 (2006-11-01), Lin
patent: 2008/0284507 (2008-11-01), Pertijs et al.
“Faraday SerDes IP, Universal Programmable SerDes IP,” Faraday, 2 pages.
“Serial Digital Interface Reference Design for Cyclone & Stratix Devices,” Altera Corporation, Aug. 2004, ver. 1.1, 14 pages.
“3G, HD & SD Dual Output Cable Equalizer,” Mindspeed Technologies, Inc., 2006, 2 pages.
Dave Bursky, “FPGA Combines Multiple Serial Interfaces and Logic,” Electronic Design, Oct. 2, 2000, 5 pages.
“LMH0002, SMPTE 292M/259M Serial Digital Cable Driver,” National Semiconductor Corporation, Oct. 2006, 6 pages.
“LMH0034, SMPTE 292M/259M Adaptive Cable Equalizer,” National Semiconductor Corporation, Jun. 2006, 7, pages.
“SCAN25100, 2457.6, 1228.8, and 614.4 Mbps CPRI SerDes with Auto RE Sync and Precision Delay Calibration Measurement,” National Semiconductor Corporation, Nov. 2006, 14 pages.
“LMH0040, 5:1 Serial Digital Video Serializer and Driver,” National Semiconductor Corporation, Oct. 24, 2006, 11 pages.
“LMH0041, 1:5 Serial Digital Video Deserializer with Loopthrough,” National Semiconductor Corporation, Dec. 1, 2006, 12 pages.
“LMH0046, HD/SD/ SDI Reclocker with Dual Differential Outputs,” National Semiconductor Corporation, Jul. 2006, 12 pages.
Michael Kultgen, “Simple, Precise Instrumentation Amplifier Features Digitally Programmable Gains from 1 to 4096”, Linear Technology Magazine, Mar. 2005, p. 16-19.
“Zero Drift, Precision Instrumentation Amplifier with Digitally Programmable Gain”, Linear Technology Corporation 2004, p. 1-16.
“LMP8100 Programmable Gain Amplifier”, National Semiconductor Corporation, Apr. 18, 2008, 30 pages.
Le Don P
National Semiconductor Corporation
LandOfFree
Integrated circuit with pin-selectable mode of operation and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit with pin-selectable mode of operation and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with pin-selectable mode of operation and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2676718