Integrated circuit with multiple gate dielectric structures

Details Integrated circuit with multiple gate dielectric structures Integrated circuit with multiple gate dielectric structures

1999-08-20

2003-07-22

Lee, Eddie (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S406000, C257S410000, C438S216000, C438S261000, C438S287000, C438S591000

Reexamination Certificate

active

06597046

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor structures and manufacturing. More particularly the invention relates to the formation of multiple gate dielectric layer types for metal-oxide-semiconductor field effect transistors (MOSFETs).
2. Background
Advances in semiconductor manufacturing technology have led to the integration of millions of circuit elements, such as transistors, on a single integrated circuit (IC). In order to integrate increasing numbers of circuit elements onto an integrated it has been necessary to reduce the line widths of the various parts that make up an integrated circuit. Not only have interconnect line widths become smaller, but so have the dimensions of metal-oxide-semiconductor field effect transistors.
MOSFETs are also sometimes referred to as insulated gate field effect transistors (IGFETs). Most commonly, theses devices are referred to simply as FETs, and are so referred to in this disclosure.
Transistor scaling typically involves more than just the linear reduction of the FET width and length. For example, both source/drain (S/D) junction depth and gate dielectric thickness are also typically reduced in order to produce a FET with the desired electrical characteristics. Similarly, when in use, these reduced scale FETs are operated with scaled down voltages.
However, various circuit and system design constraints sometimes make it desirable to operate with more than one voltage supply. Unfortunately, transistors that have been scaled down into the deep sub-micron region are not generally capable of operating with higher voltages such as those found in older generation systems. In particular, the very thin gate dielectric layers that are required for deep sub-micron transistors are susceptible to damage from the very high electric fields impressed across them when the higher supply voltages are applied to the FET gate terminals.
What is needed is an integrated circuit having both high voltage and low voltage transistors integrated thereon. What is further needed are methods of making such an integrated circuit.
SUMMARY OF THE INVENTION
Briefly, an integrated circuit includes insulated gate field effect transistors having gate dielectric layers, wherein a nitrogen concentration in the gate dielectric varies between a first concentration at the gate electrode/gate dielectric interface and a second concentration at the gate dielectric/substrate interface.
In a further aspect of the present invention, an integrated circuit includes a plurality of insulated gate field effect transistors, wherein various ones of the plurality of transistors have different gate dielectric thicknesses and compositions.


REFERENCES:
patent: 4623912 (1986-11-01), Chang et al.
patent: 4980307 (1990-12-01), Ito et al.
patent: 5254489 (1993-10-01), Nakata
patent: 5258323 (1993-11-01), Sarma et al.
patent: 5344524 (1994-09-01), Sharma et al.
patent: 5397720 (1995-03-01), Kwong et al.
patent: 5422296 (1995-06-01), Lage
patent: 5464783 (1995-11-01), Kim et al.
patent: 5516707 (1996-05-01), Loh et al.
patent: 5576570 (1996-11-01), Ohsawa et al.
patent: 5659192 (1997-08-01), Sarma et al.
patent: 5674788 (1997-10-01), Wristers et al.
patent: 5877050 (1999-03-01), Gardner et al.
patent: 5880040 (1999-03-01), Sun et al.
patent: 5882993 (1999-03-01), Gardner et al.
patent: 5900654 (1999-05-01), Spratt
patent: 5939763 (1999-08-01), Hao et al.
patent: 5960289 (1999-09-01), Tsui et al.
patent: 5969397 (1999-10-01), Grider, III et al.
patent: 6033943 (2000-03-01), Gardner
patent: 6087229 (2000-07-01), Aronowitz et al.
patent: 6107174 (2000-08-01), Hori

Affiliated with

Also associated with

Rating

Integrated circuit with multiple gate dielectric structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit with multiple gate dielectric structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with multiple gate dielectric structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3056175