Integrated circuit with integrated debugging mechanism for...

Details Integrated circuit with integrated debugging mechanism for... Integrated circuit with integrated debugging mechanism for...

2008-07-01

2008-07-01

Bonzo, Bryce P (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

Reexamination Certificate

active

07395454

ABSTRACT:
A circuit having a corresponding method comprises one or more circuits each to produce one or more status signals, wherein each of the status signals represents a status of a respective one of the one or more circuits; a memory; a memory controller to store a plurality of samples of the one or more status signals in the memory; a plurality of input/output terminals; an interface in communication with one or more of the input/output terminals; and a debug circuit to transfer the one or more samples of the status signals from the memory to the interface.

REFERENCES:
patent: 5544311 (1996-08-01), Harenberg et al.
patent: 5983017 (1999-11-01), Kemp et al.
patent: 6094729 (2000-07-01), Mann
patent: 6134652 (2000-10-01), Warren
patent: 6185732 (2001-02-01), Mann et al.
patent: 6279103 (2001-08-01), Warren
patent: 6353563 (2002-03-01), Hii et al.
patent: 6430727 (2002-08-01), Warren
patent: 6446164 (2002-09-01), Nguyen et al.
patent: 6687855 (2004-02-01), Krech, Jr. et al.
patent: 6760865 (2004-07-01), Ledford et al.
patent: 6760867 (2004-07-01), Floyd et al.
patent: 6766468 (2004-07-01), Barth, Jr. et al.
patent: 6834360 (2004-12-01), Corti et al.
patent: 7010736 (2006-03-01), Teh et al.
patent: 7197671 (2007-03-01), Swaine et al.
patent: 7237149 (2007-06-01), Moyer et al.
patent: 2002/0199136 (2002-12-01), Ku
patent: 2003/0191624 (2003-10-01), Morigaki et al.
patent: 2003/0226081 (2003-12-01), Fujiuchi
patent: 2004/0153802 (2004-08-01), Kudo et al.
patent: 2006/0248396 (2006-11-01), Swoboda

Affiliated with

Also associated with

Rating

Integrated circuit with integrated debugging mechanism for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit with integrated debugging mechanism for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with integrated debugging mechanism for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804349