Integrated circuit with a memory of reduced consumption

Details Integrated circuit with a memory of reduced consumption Integrated circuit with a memory of reduced consumption

2007-03-20

2007-03-20

Zarabian, Amir (Department: 2827)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S148000

Reexamination Certificate

active

11010788

ABSTRACT:
An integrated circuit comprising volatile memory elements, interface circuits connected to the volatile memory elements and, possibly, logic circuits not connected to the volatile memory elements and comprising first, second, and possibly third separate power supplies, the first power supply being connected to the volatile memory elements, the second power supply being connected to the interface circuits with the memory elements, and the third power supply being connected to other logic circuits.

REFERENCES:
patent: 5561622 (1996-10-01), Bertin et al.
patent: 5726562 (1998-03-01), Mizuno
patent: 5740118 (1998-04-01), Sato et al.
patent: 6256252 (2001-07-01), Arimoto
patent: 6304069 (2001-10-01), Tatsumi
patent: 6307803 (2001-10-01), Chien
patent: 2003/0218915 (2003-11-01), Isono

Affiliated with

Also associated with

Rating

Integrated circuit with a memory of reduced consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit with a memory of reduced consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with a memory of reduced consumption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3725961