Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device
Patent
1996-09-09
1997-12-30
Lesmes, George F.
Radiation imagery chemistry: process, composition, or product th
Imaging affecting physical property of radiation sensitive...
Making electrical device
430318, 1566511, 1566531, 15665911, 15666111, 437189, 437195, 437231, G03C 516, H01L 21441, H01L 21473, C23F 100
Patent
active
057028702
ABSTRACT:
A method of forming a metal interconnect structure for a CMOS integrated circuit provides for deposition of via metal prior to formation of an intermetal dielectric. After a submetal dielectric is deposited, lower metal and via metals are deposited. Gradient photolithography is used to define a via pattern and a lower metal pattern in a positive photoresist. After etching, the lower metal assumes the lower metal pattern and the via metal assumes the via pattern. A three-layer intermetal dielectric includes a spin-on glass sandwiched between two deposited silicon dioxide layers. The resulting structure is polished until at least some of the vias are exposed. Other vias can be exposed by via apertures that are define photolithographically. An upper metal layer is then deposited, filling the via apertures. The upper metal is then patterned to complete the interconnect structure. This method provides that via metal is insulated from spin-on glass moisture by the deposited oxide. Prior art problems with metal interconnect integrity due to misalignment, poor step coverage, and via poisoning are eliminated in some cases and reduced in others.
REFERENCES:
patent: 4451326 (1984-05-01), Gwozdz
patent: 4732658 (1988-03-01), Lee
patent: 4756795 (1988-07-01), Bakos et al.
patent: 4775550 (1988-10-01), Chu et al.
patent: 4824767 (1989-04-01), Chambers et al.
patent: 4944836 (1990-07-01), Beyer et al.
patent: 4954423 (1990-09-01), McMann et al.
patent: 5117276 (1992-05-01), Thomas et al.
patent: 5143820 (1992-09-01), Kotecha et al.
patent: 5213916 (1993-05-01), Cronin et al.
Anderson Clifton L.
Codd Bernard P.
Lesmes George F.
VLSI Technology Inc.
LandOfFree
Integrated-circuit via formation using gradient photolithography does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated-circuit via formation using gradient photolithography, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated-circuit via formation using gradient photolithography will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-201113