Integrated circuit to identify read disturb condition in...

Details Integrated circuit to identify read disturb condition in... Integrated circuit to identify read disturb condition in...

2008-07-29

2008-07-29

Pham, Ly D (Department: 2827)

Static information storage and retrieval

Systems using particular element

Amorphous

C365S148000, C365S222000

Reexamination Certificate

active

07405964

ABSTRACT:
A method of operating a phase change memory array is disclosed and includes identifying a read disturb condition associated with the phase change memory array, and performing a conditional refresh operation in response to the identified read disturb condition. A phase change memory is also disclosed and includes an array of phase change memory cells, and a read disturb system configured to identify a read disturb condition and perform a refresh operation on the array in response thereto.

REFERENCES:
patent: 5818772 (1998-10-01), Kuge
patent: 6707712 (2004-03-01), Lowery
patent: 6731528 (2004-05-01), Hush et al.
patent: 7099190 (2006-08-01), Noguchi et al.
patent: 2004/0022085 (2004-02-01), Parkinson et al.
patent: 2004/0245603 (2004-12-01), Lowrey et al.
patent: 2004/0256694 (2004-12-01), Kostylev et al.
patent: 2005/0201174 (2005-09-01), Klein
patent: 2006/0158948 (2006-07-01), Fuji
patent: 2006/0227591 (2006-10-01), Lowrey et al.
patent: 2006/0227592 (2006-10-01), Parkinson et al.
patent: 2006/0233019 (2006-10-01), Kostylev et al.
patent: 2006/0268608 (2006-11-01), Noguchi et al.
patent: 2007/0147473 (2007-06-01), Wolkin et al.
patent: 1420412 (2004-05-01), None
“Impact of crystallization statistics on data retention for phase change memories”, A. Redaelli, D. Ielmini, A.L. Lacaita, F. Pellizzer, A. Pirovano and R. Bez, IEEE, Aug. 2005, 4 pgs.
“Current status of the phase change memory and its future”, Stefan Lai, IEEE, IEDM 03-255, May 2003, pp. 10.1.1-10.1.4.
“A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM”, H. Horii, J.H. Yi, H. Park, Y.H Ha, I.G. Baek, S.O. Park, Y.N. Hwang, S.H. Lee, Y.T. Kim, K.H. Lee, U-In Chung and J.T. Moon, 2003 Symposium on VLSI Technology Digest of Technical Papers, 2 pgs.
“OUM—A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications”, Stefan Lai and Tyler Lowrey, IEDM, 2001, 4 pgs.
“Analysis of phase-transformation dynamics and estimation of morphous-chalcogenide fraction in phase-change memories”, A. Itri, D. Ielmini, Al.L. Lacaita, A. Pirovano, F. Pellizzer and R. Bez. IRPS, 2004, 7 pgs.
“Highly Scalable On-axis Confined Cell Structure for High density PRAM beyond 256Mb”, S.L. Cho, J.H. Yi, Y.H. Ha, B.J. Kuh, C.M. Lee, J.H. Park, S.D. Nam, H. Horii, B.O. Cho, K.C. Ryoo, S.O. Park, H.S. Kim, U-In. Chung, J.T. Moon and B.I. Ryu, 2005 Symposium on VLSI Technology Digest of Technical Papers, 2 pgs.

Affiliated with

Also associated with

Rating

Integrated circuit to identify read disturb condition in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit to identify read disturb condition in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit to identify read disturb condition in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2762720