Incremental printing of symbolic information – Ink jet – Ejector mechanism
Reexamination Certificate
2007-09-25
2010-11-02
Rojas, Omar (Department: 2874)
Incremental printing of symbolic information
Ink jet
Ejector mechanism
Reexamination Certificate
active
07824013
ABSTRACT:
A microprocessor device that has a support structure with a chip mounting area and a conductor mounting area. An inkjet printhead IC is supported on the chip mounting area. The inkjet printhead IC has a back surface in contact with the chip mounting area and an active surface opposing the back surface. The active surface has electrical contact pads and an array of ink ejection nozzles. The active surface has electrical contact pads for its circuitry and functional elements. A plurality of electrical conductors are, at least partially, supported on the conductor mounting area and a series of wire bonds extending from the electrical contact pads to the plurality of electrical conductors supported on the conductor mounting area wherein, the chip mounting area is raised relative to the conductor mounting area. By raising the chip mounting area relative to the rest of the PCB, or at least the conductors connected to the PCB end of the wire bonds, the top of the arc formed by the layer is much closer to the active surface of the die. This, in turn, allows the bead of encapsulant to have a lower profile relative to the active surface. With a lower encapsulant bead, the active surface can be brought into closer proximity with another surface without making contact. For example, the nozzle array on a printhead IC can be 300 microns to 400 microns from the paper path.
REFERENCES:
patent: 5468999 (1995-11-01), Lin et al.
patent: 5577319 (1996-11-01), Knecht
patent: 6022583 (2000-02-01), Falcone et al.
patent: 6071427 (2000-06-01), Raulinaitis
patent: 6143588 (2000-11-01), Glenn
patent: 6425655 (2002-07-01), Patil
patent: 6885093 (2005-04-01), Lo et al.
patent: 2001/0014486 (2001-08-01), Glenn
patent: 2003/0160311 (2003-08-01), Ismail et al.
patent: 2005/0073552 (2005-04-01), Smoot et al.
patent: 2007/0045872 (2007-03-01), Fee
patent: WO 03/006230 (2003-01-01), None
Chung-Long-Shan Laval
Silverbrook Kia
Tankongchumruskul Kiangkai
Rojas Omar
Silverbrook Research Pty Ltd
LandOfFree
Integrated circuit support for low profile wire bond does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit support for low profile wire bond, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit support for low profile wire bond will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4174838