Integrated circuit structure with active device in merged slot a

Details Integrated circuit structure with active device in merged slot a Integrated circuit structure with active device in merged slot a

1986-08-18

1989-02-07

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437 40, 437 67, 437 72, 437228, 357 55, H01L 2970, H01L 2978

Patent

active

048031763

ABSTRACT:
An improved integrated circuit structure is disclosed in which an active device is formed in contiguous portions of a single slot in an integrated circuit structure or substrate. The method of forming the single slot or merged slot device comprises forming a first portion of the slot, constructing at least a part of one element of the active device in this slot portion, and then forming one or more additional slot portions contiguous with the first slot portion, and constructing one or more further elements of the same active device in the additional contiguous slot portion or portions.

REFERENCES:
patent: 3681668 (1972-08-01), Kobayashi
patent: 3703420 (1972-11-01), Vora
patent: 3762966 (1973-10-01), Engeler et al.
patent: 4062034 (1977-12-01), Matsushita et al.
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4139442 (1979-02-01), Bondur et al.
patent: 4302763 (1981-11-01), Ohuchi et al.
patent: 4339767 (1982-07-01), Horng et al.
patent: 4392149 (1983-07-01), Horng et al.
patent: 4419150 (1983-12-01), Soclof
patent: 4484211 (1984-11-01), Takemoto et al.
patent: 4663831 (1987-05-01), Birrittella et al.
Magdo et al., "Fabricating Complementary Transistors" IBM Tech. Disc. Bull., vol. 15 (1972) pp. 2294-2295.
Barbee et al., "All Ion-Implant Bipolar Transistor Process", IBM Tech. Disc. Bull., vol. 24 (1981), pp. 3409-3412.
Lillja et al., "Process for Fabrication of Shallow and Deep Silicon Dioxide Filled Trenches", IBM Technical Disclosure Bulletin, vol. 22, No. 11, Apr. 1980, pp. 4900-4902.
Wang et al., "Reactive-Ion Etching Eases Restrictions on Materials and Feature Sizes", Electronics, Nov. 3, 1983, pp. 157-161.
Minegishi et al., "A Sub-Micron CMOS Megabit Level Dynamic Ram Technology Using a Doped Face Trench Capacitor Cell", Proceedings, IEDM, 1983, pp. 319-322.
Morie et al., "Depletion Trench Capacitor Technology for Megabit Level MOS dRAM", IEEE EDL, vol. EDL-4, No. 11, Nov. 1983, pp. 411-413.

Affiliated with

Also associated with

Rating

Integrated circuit structure with active device in merged slot a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit structure with active device in merged slot a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit structure with active device in merged slot a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1084748