Integrated circuit SCSI I/O cell having signal assertion edge tr

Details Integrated circuit SCSI I/O cell having signal assertion edge tr Integrated circuit SCSI I/O cell having signal assertion edge tr

1998-03-27

2000-04-25

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output access regulation

710 14, 710 25, 327165, 327331, 327551, G06F 1312

Patent

active

060555874

ABSTRACT:
An integrated circuit, configured for connection to an SCSI bus includes a strobe assertion edge triggered glitch filter. Input data latches are controlled by the strobe assertion edge gated with a strobe enable signal and the inverted and delayed Q output of a flip-flop. Once a valid strobe assertion edge is detected, it is used latch data bus signals into the data latches. Following a defined delay period through a delay stage, the data latch strobe is masked from any further transition until the strobe enable signal is again affirmatively asserted by an SR latch. The masking period is defined upon receipt of a valid strobe assertion edge and maintained for a first period by the combination of the SR latch, a flip-flop and a delay stage. The latch strobe mask is maintained for a second period by a strobe masking extension circuit made up of series-connected flip-flops. The strobe mask extension period is determined by a sampling or reference clock frequency which propagates a signal through the flip-flops to subsequently cause the SR latch to affirmatively assert a strobe enable signal just before the expected arrival of a next valid assertion edge of the strobe signal.

REFERENCES:
patent: 4105980 (1978-08-01), Cowardin et al.
patent: 4353032 (1982-10-01), Taylor
patent: 4627032 (1986-12-01), Kolwicz et al.
patent: 5113098 (1992-05-01), Teymouri
patent: 5388250 (1995-02-01), Lewis et al.
patent: 5483625 (1996-01-01), Robertson et al.
patent: 5563532 (1996-10-01), Wu et al.
patent: 5608883 (1997-03-01), Kando et al.
patent: 5640130 (1997-06-01), Ito et al.
patent: 5703416 (1997-12-01), Hinkle et al.
patent: 5703810 (1997-12-01), Nagy
patent: 5793236 (1998-08-01), Kosco
patent: 5796660 (1998-08-01), Toda
patent: 6003095 (1999-12-01), Lee

Affiliated with

Also associated with

Rating

Integrated circuit SCSI I/O cell having signal assertion edge tr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit SCSI I/O cell having signal assertion edge tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit SCSI I/O cell having signal assertion edge tr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1002563