Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-10-10
2006-10-10
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07120889
ABSTRACT:
Integrated circuit schematics and layouts are provided. A schematic for an integrated circuit includes a number of circuit components interconnected by lines and a number of width markers, each assigned a width marker having a minimum width parameter.
REFERENCES:
patent: 5410490 (1995-04-01), Yastrow
patent: 5581475 (1996-12-01), Majors
patent: 5706295 (1998-01-01), Suzuki
patent: 5963729 (1999-10-01), Aji et al.
patent: 6038020 (2000-03-01), Tsukuda
patent: 6038383 (2000-03-01), Young et al.
patent: 6078737 (2000-06-01), Suzuki
patent: 6115546 (2000-09-01), Chevallier et al.
patent: 6295627 (2001-09-01), Gowni et al.
patent: 6425113 (2002-07-01), Anderson et al.
patent: 6470477 (2002-10-01), Scott
patent: 6516451 (2003-02-01), Patin
patent: 6546540 (2003-04-01), Igarashi et al.
Ababei Adriana
Chevallier Christophe
Bowers Brandon
Chiang Jack
Leffert Jay & Polglaze P.A.
LandOfFree
Integrated circuit schematics and layouts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit schematics and layouts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit schematics and layouts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3633079