Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal
Patent
1977-05-02
1978-10-31
Rutledge, L. Dewayne
Metal treatment
Process of modifying or maintaining internal physical...
Chemical-heat removing or burning of metal
148 15, 357 23, 357 41, 357 59, H01L 2958, H01L 21265
Patent
active
041233000
ABSTRACT:
A method for making high density integrated circuits which utilizes lift-off techniques provides a structure having a single layer of insulating material for both the dielectric of a storage capacitor and the insulator for a gate or control electrode of a switching element. The steps of the method include forming a thin layer of silicon dioxide on a silicon substrate followed by a layer of first doped polysilicon and, optionally, a layer of silicon nitride and then a layer of photoresist. The layers are etched to the silicon dioxide surface with the exception of the portion of the layers overlying a region defined as the gate or control electrode of the switching element. A second layer of doped polysilicon is then deposited over the remaining structure to provide on the silicon dioxide layer a second conductive layer adjacent to but spaced from the first polysilicon layer forming the gate or control electrode. The silicon nitride, when used, is etched away and a strip of conductive metal is placed in contact with the first conductive polysilicon layer after the second doped polysilicon layer has been appropriately oxidized to form an insulating medium over this second polysilicon layer and between the first and second polysilicon layers. Any desired n+ regions may be formed in the silicon substrate by diffusing impurities into the substrate prior to forming the silicon dioxide layer, or the n+ regions may be formed after the silicon dioxide has been formed by using appropriate ion implantation techniques. By employing this method, high density one device memory arrays may be produced by using the first doped polysilicon layer for forming the gate electrode of a field effect transistor and the second doped polysilicon layer as an electrode of the storage capacitor.
REFERENCES:
patent: 4055885 (1977-11-01), Takemoto
S.A. Abbas, "FET Integrated Circuit Having Two Polysilicon Layers," IBM-TDB, vol. 15 (1973) 3022.
Joshi Madhukar L.
Landler Paul F.
Silverman Ronald
International Business Machines - Corporation
Limanek Stephen J.
Roy Upendra
Rutledge L. Dewayne
LandOfFree
Integrated circuit process utilizing lift-off techniques does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit process utilizing lift-off techniques, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit process utilizing lift-off techniques will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1833880