Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Reexamination Certificate
2006-12-21
2009-10-27
Chu, Chris C (Department: 2815)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
C438S123000, C438S124000, C257SE23043, C257S666000, C257S670000
Reexamination Certificate
active
07608482
ABSTRACT:
A variety of improved arrangements and processes for packaging integrated circuits are described. More particularly, methods of encapsulating dice in lead frame based IC packages are described that facilitate covering some portions of the bottom surface of the lead frame while leaving other portions of the bottom surface of the lead frame exposed. In some embodiments, a method of encapsulating integrated circuits mounted on a lead frame panel is described. The lead frame panel includes a plurality of leads having associated contacts and supports. A shim having a plurality of cavities is positioned under the lead frame such that the cavities are adjacent to the supports and not adjacent to the contacts. During the encapsulation process, encapsulant material flows under the supports such that the bottom surfaces of the supports are electrically insulated by the encapsulant while the bottom surfaces of the contacts remain exposed.
REFERENCES:
patent: 4779835 (1988-10-01), Fukushima et al.
patent: 6025640 (2000-02-01), Yagi et al.
patent: 6130473 (2000-10-01), Mostafazadeh et al.
patent: 6132529 (2000-10-01), Hatakeyama et al.
patent: 6229200 (2001-05-01), Mclellan et al.
patent: 6242281 (2001-06-01), Mclellan et al.
patent: 6281568 (2001-08-01), Glenn et al.
patent: 6348726 (2002-02-01), Bayan et al.
patent: 6384472 (2002-05-01), Huang
patent: 6424027 (2002-07-01), Lamson et al.
patent: 6429508 (2002-08-01), Gang
patent: 6433277 (2002-08-01), Glenn
patent: 6455356 (2002-09-01), Glenn et al.
patent: 6521987 (2003-02-01), Glenn et al.
patent: 6545229 (2003-04-01), Ma et al.
patent: 6613607 (2003-09-01), Janssen et al.
patent: 6630728 (2003-10-01), Glenn
patent: 6650020 (2003-11-01), Yamada et al.
patent: 6674156 (2004-01-01), Bayan et al.
patent: 6713322 (2004-03-01), Lee
patent: 6812125 (2004-11-01), Mostafazadeh
patent: 6849944 (2005-02-01), Murtuza et al.
patent: 6909166 (2005-06-01), Frezza et al.
patent: 7087986 (2006-08-01), Bayan et al.
patent: 7102209 (2006-09-01), Bayan et al.
patent: 7262491 (2007-08-01), Islam et al.
patent: 7338841 (2008-03-01), Lau
patent: 7410834 (2008-08-01), Fukaya et al.
patent: 7507606 (2009-03-01), Ito et al.
patent: 2002/0136872 (2002-09-01), Furuta et al.
patent: 2002/0168796 (2002-11-01), Shimanuki et al.
patent: 2003/0006055 (2003-01-01), Chien-Hung et al.
patent: 2003/0071333 (2003-04-01), Matsuzawa
patent: 2005/0016750 (2005-01-01), Zimmerman
patent: 2008/0251898 (2008-10-01), Itou et al.
U.S. Appl. No. 10/871,218, filed Jun. 18, 2004.
Beyer Law Group LLP
Chu Chris C
National Semiconductor Corporation
LandOfFree
Integrated circuit package with molded insulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package with molded insulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package with molded insulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4104192