Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2011-04-05
2011-04-05
Lee, Eugene (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S670000, C257SE23031, C257SE23032, C257SE21502, C438S124000
Reexamination Certificate
active
07919838
ABSTRACT:
A method of manufacture of an integrated circuit package system includes forming a paddle having a paddle top surface, the paddle top surface having a depression provided therein, forming an external interconnect having a lead tip and a lead body with the lead body having a first recess segment along a length-wise dimension of the lead body, connecting a device over the paddle top surface and the external interconnect, and filling a substantially electrically nonconductive material in the depression.
REFERENCES:
patent: 4862246 (1989-08-01), Masuda et al.
patent: 5623163 (1997-04-01), Izumi
patent: 5753969 (1998-05-01), Suzuya et al.
patent: 5898216 (1999-04-01), Steffen
patent: 5973388 (1999-10-01), Chew et al.
patent: 6127206 (2000-10-01), Nakamichi
patent: 6166430 (2000-12-01), Yamaguchi
patent: 6197615 (2001-03-01), Song et al.
patent: 6448633 (2002-09-01), Yee et al.
patent: 6483178 (2002-11-01), Chuang
patent: 6501161 (2002-12-01), Lee
patent: 6639306 (2003-10-01), Huang
patent: 6661083 (2003-12-01), Lee et al.
patent: 6815833 (2004-11-01), Lee et al.
patent: 7042071 (2006-05-01), Minamio et al.
patent: 7060535 (2006-06-01), Sirinorakul et al.
patent: 7060536 (2006-06-01), Punzalan et al.
patent: 7115978 (2006-10-01), Sun et al.
patent: 7221045 (2007-05-01), Park et al.
patent: 7361531 (2008-04-01), Sharma et al.
patent: 2002/0079561 (2002-06-01), Yasunaga et al.
patent: 2004/0046240 (2004-03-01), Hasebe et al.
patent: 2004/0084757 (2004-05-01), Seo
patent: 2004/0175864 (2004-09-01), Mahle
patent: 2004/0227217 (2004-11-01), Jang
patent: 2004/0262781 (2004-12-01), Germain et al.
patent: 2005/0051876 (2005-03-01), Manalac et al.
patent: 2005/0242417 (2005-11-01), Youn et al.
patent: 2005/0258521 (2005-11-01), Park et al.
patent: 2007/0170559 (2007-07-01), Camacho et al.
patent: 2008/0067640 (2008-03-01), Do et al.
patent: 2008/0067698 (2008-03-01), Do et al.
patent: 05291467 (1993-11-01), None
Machine Translation of JP 05291467, obtained online on Nov. 13, 2010.
K. Gilleo, Area Array Processes, McGraw Hill, 2004, p. 99.
Do Byung Tai
Yang Sung Uk
Gumedzoe Peniel M
Ishimaru Mikio
Lee Eugene
Stats Chippac Ltd.
LandOfFree
Integrated circuit package system with encapsulation lock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package system with encapsulation lock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package system with encapsulation lock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2709679