Integrated circuit package system employing device stacking

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S110000, C438S119000, C438S114000, C438S462000, C438S109000, C257S678000, C257S728000

Reexamination Certificate

active

07830020

ABSTRACT:
An integrated circuit package system that includes: providing an electrical interconnect system including an inner lead-finger system and an outer lead-finger system; stacking a first device, a second device, and a third device between and over the electrical interconnect system; connecting the first device and the second device to the inner lead-finger system; and connecting the third device to the outer lead-finger system.

REFERENCES:
patent: 6593545 (2003-07-01), Greenwood et al.
patent: 6773961 (2004-08-01), Lee et al.
patent: 7164202 (2007-01-01), Wang et al.
patent: 2004/0251557 (2004-12-01), Kee
patent: 2008/0079130 (2008-04-01), Ha et al.
patent: 2008/0135989 (2008-06-01), Jang et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated circuit package system employing device stacking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit package system employing device stacking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package system employing device stacking will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4193397

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.