Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Patent
1998-01-12
2000-08-29
Saadat, Mahshid
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
257700, 257706, 257778, 257787, H01L 2348, H01L 23053, H01L 2312
Patent
active
061113131
ABSTRACT:
A system and method are presented for forming a grid array device package around an integrated circuit (i.e., chip). The device package includes a substrate, a stiffener, a heat spreader, and an optional heat sink. The chip includes multiple I/O pads arranged upon an underside surface. The substrate includes a first set of bonding pads on an upper surface configured to vertically align with the I/O pads. The chip is connected to the first set of bonding pads using the C4 method. The stiffener, a rigid member able to retain its shape during C4 heating, may be attached to the upper surface of the substrate prior to the C4 process, helping the substrate maintain its planarity during and after the C4 process. The stiffener has an opening dimensioned to receive the chip and exposing the first set of bonding pads. Following the C4 process, a first space between the underside surface of the chip and the upper surface of the substrate is filled with an underfill material. A second space between the side surfaces of the chip and side walls of the opening in the stiffener is filled with an underfill material or a thermal interface material. The underfill or interface material filling the second space provides additional thermal paths for heat energy to flow from the chip to the ambient. The heat spreader is attached to upper surfaces of the stiffener and the chip, and the heat sink is optionally attached to the upper surface of the heat spreader.
REFERENCES:
patent: 4744007 (1988-05-01), Watari et al.
patent: 5217922 (1993-06-01), Akasaki et al.
patent: 5490040 (1996-02-01), Gaudenzi et al.
patent: 5563446 (1996-10-01), Chi et al.
patent: 5629559 (1997-05-01), Miyahara
patent: 5672909 (1997-09-01), Glenn et al.
patent: 5773884 (1998-06-01), Andros et al.
patent: 5834839 (1998-11-01), Mertol
Clark Jhihan B
LSI Logic Corporation
Saadat Mahshid
LandOfFree
Integrated circuit package having a stiffener dimensioned to rec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package having a stiffener dimensioned to rec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package having a stiffener dimensioned to rec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1252788