Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2006-02-21
2006-02-21
Clark, Jasmine (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S723000, C257S786000
Reexamination Certificate
active
07002254
ABSTRACT:
An integrated circuit package includes a package substrate having a first surface including a first array of interconnection sites and a second array of interconnection sites. A first integrated circuit die has a first surface including an array of interconnection sites. A second integrated circuit die has a first surface including an array of interconnection sites. The first array of interconnection sites is electrically connected to the array of interconnection sites of the second integrated circuit die. The second array of interconnection sites is electrically connected to the array of interconnection sites of the first integrated circuit die. The first integrated circuit die is positioned amid the package substrate and the second integrated circuit die.
REFERENCES:
patent: 5564617 (1996-10-01), Degani et al.
patent: 5671530 (1997-09-01), Combs et al.
patent: 5719438 (1998-02-01), Beilstein et al.
patent: 5723369 (1998-03-01), Barber
patent: 5760478 (1998-06-01), Bozso et al.
patent: 5798567 (1998-08-01), Kelly et al.
patent: 5801072 (1998-09-01), Barber
patent: 5977640 (1999-11-01), Bertin et al.
patent: 6084308 (2000-07-01), Kelkar et al.
patent: 6098278 (2000-08-01), Vindasius et al.
patent: 6150724 (2000-11-01), Wenzel et al.
patent: 6189208 (2001-02-01), Estes et al.
patent: 6190940 (2001-02-01), DeFelice et al.
patent: 6201301 (2001-03-01), Hoang
patent: 6271598 (2001-08-01), Vindasius et al.
patent: 6365963 (2002-04-01), Shimada
patent: 6369448 (2002-04-01), McCormick
patent: 6489686 (2002-12-01), Farooq et al.
patent: 6492726 (2002-12-01), Quek et al.
patent: 60-80232 (1985-05-01), None
Allen Greg L.
Harper Timothy V.
LandOfFree
Integrated circuit package employing flip-chip technology... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package employing flip-chip technology..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package employing flip-chip technology... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3646897