Textiles: manufacturing
Reexamination Certificate
2002-07-18
2003-12-09
Clark, Jasmine (Department: 2815)
Textiles: manufacturing
C257S786000
Reexamination Certificate
active
06659512
ABSTRACT:
TECHNICAL FIELD
This invention relates to a flip-chip integrated circuit assembly, and processes for assembling the integrated circuit assembly using flip-chip techniques.
BACKGROUND OF THE INVENTION
In recent years, technologies have emerged which can provide high density electrical interconnections between an integrated circuit (IC) chip and a substrate to form IC assemblies, otherwise known as IC packages. These technologies for forming electrical connections between an IC chip and a substrate are commonly known as wire bonding, tape-automatic bonding (TAB) and solder flip-chip bonding. Although, all these bonding techniques can be used to form high density electrical interconnections, the use of one particular technique over another is typically dictated by the desired number and spacing of the electrical connections on the IC chip and the substrate, as well as the permissible cost for assembling the IC package.
In a comparison of these three techniques, wire bonding is the most common technique for electrically connecting an IC chip to a substrate. This is due to that fact that this technique provides the maximum number of chip connections with the lowest cost per connection. A disadvantage of wire bonding is that inductance present in the wires used in connecting the IC chip to the substrate degrades the electrical performance of the assembled IC package. Moreover, since the wires connect perimeter connections of the IC chip to contacts on the substrate in areas not occupied by the IC chip, wire bonding electrical interconnects require a relatively large surface area of the substrate. Lastly, since wire bonding requires each connection between the IC chip and the substrate to be made one at a time, the process of electrically interconnecting an IC chip to a substrate using the wire bonding technique is somewhat time consuming.
TAB bonding permits a higher density of electrical interconnects when compared to wire bonding. However, TAB bonding is more expensive than wire bonding because TAB bonding requires special tooling for each different IC chip design. Also, like wire bonding, TAB bonding requires perimeter connections and therefore a relatively large surface area of the substrate to accomplish the IC chip and substrate electrical interconnect. Moreover, like wire bonding, undesirable inductance as a result of TAB bonding degrades the electrical performance of the IC chip circuitry.
Flip-chip bonding is achieved by providing an IC chip with an area array of solder wettable contact pads which comprise the signal terminals on the chip. A matching footprint of solder wettable contact pads are provided on the substrate. Before assembly onto the substrate, solder bumps are deposited on the metal pads of the chip and/or the substrate. The chip is then placed upside down on the upper surface of the substrate such that the metal pads (solder bumps) of the chip are in alignment with the metal pads (solder bumps) of the substrate. All connections between the chip and the substrate are then made simultaneously by heating the solder bumps to a reflow temperature at which the solder flows and an electrically conductive joint is formed between the contact pads of the IC chip and the substrate.
When compared to wire bonding and TAB bonding, flip-chip bonding of an IC chip to a substrate provides the advantage of requiring less surface area on the substrate, and thereby facilitates high-density interconnections commonly required in IC assemblies. Since the interconnections between the substrate and the IC chip in flip-chip bonding are short, well controlled electrical characteristics are provided, and undesirable inductance that can degrade the electrical performance of the IC chip circuitry is minimized. In other words, high speed signals are thus propagated in and through the packaged integrated circuits with minimum delay and distortion.
There is a need for improved integrated circuit assemblies. In particular there is a need for an improved integrated circuit assembly that can be assembled using flip-chip bonding techniques to achieve a packaged integrated circuit having low interconnect capacitance, thereby improving signal speed and eliminating some need for off chip driver cells. The improved integrated circuit assembly should provide these features while being amenable to high volume low defect manufacturing.
SUMMARY OF THE INVENTION
One embodiment of the present invention is an integrated circuit package that includes a package substrate having a first surface including a first array of interconnection sites and a second array of interconnection sites. A first integrated circuit die has a first surface including an array of interconnection sites electrically connected to the second array of interconnection sites of the package substrate. A second integrated circuit die has a first surface including an array of interconnection sites electrically connected to the first array of interconnection sites of the package substrate. The first integrated circuit die is positioned amid the package substrate and the second integrated circuit die.
REFERENCES:
patent: 5564617 (1996-10-01), Degani et al.
patent: 5671530 (1997-09-01), Combs et al.
patent: 5723369 (1998-03-01), Barber
patent: 5760478 (1998-06-01), Bozso et al.
patent: 5790384 (1998-08-01), Ahmad et al.
patent: 5798567 (1998-08-01), Kelly et al.
patent: 5801072 (1998-09-01), Barber
patent: 5804882 (1998-09-01), Tsukagoshi et al.
patent: 6084308 (2000-07-01), Kelkar et al.
patent: 6098278 (2000-08-01), Vindasius et al.
patent: 6150724 (2000-11-01), Wenzel et al.
patent: 6189208 (2001-02-01), Estes et al.
patent: 6190940 (2001-02-01), DeFelice et al.
patent: 6201301 (2001-03-01), Hoang
patent: 6225699 (2001-05-01), Ference et al.
patent: 6271598 (2001-08-01), Vindasius et al.
patent: 6291267 (2001-09-01), Dore et al.
patent: 6292368 (2001-09-01), Pradel
patent: 6294406 (2001-09-01), Bertin et al.
patent: 6365963 (2002-04-01), Shimada
patent: 6369448 (2002-04-01), McCormick
patent: 6489669 (2002-12-01), Shimada et al.
patent: 6489686 (2002-12-01), Farooq et al.
patent: 6492726 (2002-12-01), Queck et al.
patent: 6521984 (2003-02-01), Matsuura
Allen Greg L.
Harper Timothy V.
Clark Jasmine
Hewlett--Packard Development Company, L.P.
LandOfFree
Integrated circuit package employing flip-chip technology... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package employing flip-chip technology..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package employing flip-chip technology... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3150890