Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2000-03-27
2002-08-27
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S110000, C438S111000, C438S113000, C438S114000, C438S612000, C438S613000, C438S614000, C438S617000, C438S618000
Reexamination Certificate
active
06440770
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an integrated circuit package.
2. Description of Related Art
Integrated circuits are typically enclosed by a package that is mounted to a printed circuit board. The package has a plurality of external contacts that are solder to the printed circuit board and dedicated to the various power, ground and signal pins of the integrated circuit. The contacts may be solder balls that are attached to external conductive lands of the package. Packages with external solder balls are typically referred to as ball grid array (BGA) packages.
The packages have internal routing layers which couple the external lands to internal bond fingers that are wire bonded to the surface pads of the integrated circuit. The internal routing typically contains separate layers for a ground bus, a power bus and a plurality of signal lines. The various layers are coupled to the external lands by vias that extend through the substrate.
Some highly functional integrated circuits such as microprocessors require different power voltage levels. For example, some devices require both 5.0 volt and 3.3 volt power. The package must have two different power planes to accommodate the different voltage levels. The extra power plane requires additional layers and fabrication steps that increase the cost of the package. The multiple power busses also require additional vias that also increase the cost of manufacturing the package. It would be desirable to provide an integrated circuit package that incorporates multiple power planes without increasing the number of layers and vias of the package.
It is desirable to mount capacitors to an integrated circuit package. The capacitors can either be mounted internally within the package or on the top surface of the package. Mounting the capacitors internally occupies valuable routing space. It is therefore desirable to attach the capacitors to the top surface of the package.
Many packages incorporate a thermally conductive heat slug to facilitate the removal of heat generated by the integrated circuit. The heat slugs are typically attached to the top surface of the package and occupy space that could be utilized for the capacitors. Additionally, the capacitors are mounted to conductive land strips which must be flat to insure a rugged solder joint between the strips and the capacitors. To insure flatness, it is desirable to form the lands in an area that does not have vias. Packages of the prior art require a via for each external land. Removing a via will therefore eliminate a land and may reduce the functionality of the package. The utilization of a heat slug and vias thus limit the space available for the capacitors. It would be desirable to provide an integrated circuit package that contains an optimum number of capacitors without degrading the thermal performance and number of lands on the package.
SUMMARY OF THE INVENTION
The present invention is an integrated circuit package. The package includes a substrate that has a first internal conductive bus and a second internal conductive bus that are dedicated to different power voltage levels. The busses are coupled to external lands located on a first surface of the package by vias that extend through the substrate. The vias also couple the lands to other internal busses and signal routing lines within the package. The first and second busses are located on a common layer of the substrate.
The package contains an integrated circuit which is mounted to a heat slug that is attached to a second surface of the package. The integrated circuit is coupled to bond fingers located on a shelf of the substrate. Some of the bond fingers are connected to the internal busses by conductive strips that wrap around the edges of the shelf.
Placing some of the busses in the same plane and coupling the busses to the bond fingers with conductive strips reduces the number of layers and vias required to construct the package. The reduction in layers and vias lowers the cost of producing the package. Some of the vias are connected to a whole group of external lands. Grouping the lands to a single via reduces the number of vias on the second surface of the package. The reduction in vias allows additional capacitors to be mounted to the second surface of the package.
REFERENCES:
patent: 3388457 (1968-06-01), Totta
patent: 4420767 (1983-12-01), Hodge et al.
patent: 4608592 (1986-08-01), Miyamoto
patent: 4819041 (1989-04-01), Redmond
patent: 4891687 (1990-01-01), Mallik et al.
patent: 4899118 (1990-02-01), Polinski, Sr.
patent: 4951098 (1990-08-01), Albergo et al.
patent: 5130889 (1992-07-01), Hamburgen et al.
patent: 5191511 (1993-03-01), Sawaya
patent: 5218515 (1993-06-01), Bernhardt
patent: 5235211 (1993-08-01), Hamburgen
patent: 5285352 (1994-02-01), Pastore et al.
patent: 5291062 (1994-03-01), Higgins, III
patent: 5355283 (1994-10-01), Marrs et al.
patent: 5357672 (1994-10-01), Newman
patent: 5371403 (1994-12-01), Huang et al.
patent: 5400220 (1995-03-01), Swamy
patent: 5442852 (1995-08-01), Danner
patent: 5468999 (1995-11-01), Lin et al.
patent: 5473196 (1995-12-01), De Givry
patent: 5488257 (1996-01-01), Bhattacharyya et al.
patent: 5490324 (1996-02-01), Newman
patent: 5491362 (1996-02-01), Hamzehdoost et al.
patent: 5497031 (1996-03-01), Kozono
patent: 5530287 (1996-06-01), Currie et al.
patent: 5548161 (1996-08-01), Hirano et al.
patent: 5557502 (1996-09-01), Banerjee et al.
patent: 5569955 (1996-10-01), Chillara et al.
patent: 5591941 (1997-01-01), Acocella et al.
patent: 5604383 (1997-02-01), Matsuzaki
patent: 5608261 (1997-03-01), Bhattacharyya et al.
patent: 5615089 (1997-03-01), Yoneda et al.
patent: 5625166 (1997-04-01), Natarajan
patent: 5640048 (1997-06-01), Selna
patent: 5652463 (1997-07-01), Weber et al.
patent: 5666004 (1997-09-01), Bhattacharyya et al.
patent: 5672909 (1997-09-01), Glenn et al.
patent: 5672911 (1997-09-01), Patil et al.
patent: 5679977 (1997-10-01), Khandros et al.
patent: 5686764 (1997-11-01), Fulcher
patent: 5689091 (1997-11-01), Hamzehdoost et al.
patent: 5691041 (1997-11-01), Frankeny et al.
patent: 5691568 (1997-11-01), Chou et al.
patent: 5724232 (1998-03-01), Bhatt et al.
patent: 5726860 (1998-03-01), Mozdzen
patent: 5753976 (1998-05-01), Harvey
patent: 5767575 (1998-06-01), Lan et al.
patent: 5777265 (1998-07-01), Bhattacharyya et al.
patent: 5787575 (1998-08-01), Banerjee et al.
patent: 5796170 (1998-08-01), Marcantonio
patent: 5796589 (1998-08-01), Barrow
patent: 5801450 (1998-09-01), Barrow
patent: 5847936 (1998-12-01), Forehand et al.
patent: 5880529 (1999-03-01), Barrow
patent: 6020631 (2000-02-01), Mozdzen
patent: 6031283 (2000-02-01), Banerjee et al.
patent: 4314910 (1993-05-01), None
patent: 5-343605 (1993-12-01), None
patent: 94/25984 (1994-04-01), None
US 5,719,439, 02/1998, Iwasaki et al. (withdrawn)
Banerjee Koushik
Chroneos, Jr. Robert J.
Mozdzen Tom
Blakley Sokoloff Taylor & Zafman LLP
Smith Matthew
Yevsikov V.
LandOfFree
Integrated circuit package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2912511