Integrated circuit memory with disabled edge transition pulse ge

Details Integrated circuit memory with disabled edge transition pulse ge Integrated circuit memory with disabled edge transition pulse ge

1994-05-31

1996-02-20

Zarabian, A.

Static information storage and retrieval

Read/write circuit

Testing

3652335, G11C 700

Patent

active

054935326

ABSTRACT:
An integrated memory circuit having special stress test mode capability, and that is safely controlled by edge transition detection, is disclosed. The memory includes a test mode enable circuit that generates a test mode enable signal responsive to receiving overvoltage signals or other codes at terminals of the memory; the test mode enable signal is presented to the edge transition detection circuitry, so that the edge transition detection pulse that would otherwise initiate a memory operation is not generated during special test mode. This prevents the disastrous possibility that memory functions would be initiated by false edge transition detection signals (such as may occur during ramping of supply voltages to stress levels) during the special test mode. Special tests, such as stress tests and long write cycle disturb tests, may thus be safely performed.

REFERENCES:
patent: 4549101 (1985-10-01), Sood
patent: 5313434 (1994-05-01), Abe

Affiliated with

Also associated with

Rating

Integrated circuit memory with disabled edge transition pulse ge does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit memory with disabled edge transition pulse ge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory with disabled edge transition pulse ge will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1361504