Static information storage and retrieval – Read/write circuit
Patent
1995-12-15
1997-01-14
Nelms, David C.
Static information storage and retrieval
Read/write circuit
365191, 327261, 327262, 327276, G11C 700, H03K 506
Patent
active
055946909
ABSTRACT:
A memory in an integrated circuit chip includes an array of memory cells and a read/write circuit which performs precharge and sense operations on the array for a time interval that is set by the width of a pulse signal. This pulse signal is generated by a pulse generator circuit which contains transistors that switch on and off at an unpredictable speed; and consequently, the width of the pulse signal has a large tolerance. To decrease this large tolerance in the pulse signal, a compensation circuit is provided which includes a plurality of compensation components for the pulse generator. This compensation circuit selectively couples the compensation components to the pulse generator such that the selectively coupled components in combination with the pulse generator's transistors produce the pulse signal with a precise width that has an insignificant tolerance.
REFERENCES:
patent: 4797585 (1989-01-01), Segawa
patent: 5319253 (1994-06-01), You
patent: 5396110 (1995-03-01), Houston
patent: 5428309 (1995-06-01), Yamauchi
Rothenberger Roland D.
Sullivan Greg T.
Tung Kenny Y.
Fassbender Charles J.
Mai Son
Nelms David C.
Petersen Steven R.
Starr Mark T.
LandOfFree
Integrated circuit memory having high speed and low power by sel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit memory having high speed and low power by sel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory having high speed and low power by sel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1393700