Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2000-12-04
2002-04-02
Hoang, Huan (Department: 2818)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S201000, C365S230020, C365S189020
Reexamination Certificate
active
06366508
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to integrated circuit memory devices. More particularly, the present invention relates to memories with redundancy.
Semiconductor integrated circuit memories such as static random access memories (“SRAMs”) have used built-in self repair (“BISR”) circuits to screen for and sometimes repair certain memory failures in the factory and in the field. BISR circuits typically include a state machine, which is fabricated on the integrated circuit with the memory array for implementing a selected test algorithm. This algorithm is initiated in the factory by an external memory tester. In the field, the algorithm is initiated on start-up.
The prevailing method for detecting faults in SRAMs that have BISR circuits is to screen for these faults in the factory. In the factory, the memory and associated BISR circuit are coupled to a memory tester, which provides a supply voltage and a system clock to the memory array and provides control signals to operate the BISR circuit. Typically, memory testers use a two-pass approach through the BISR circuit test algorithm. In the first pass, memory failures are detected and repaired. In the second pass, the repairs are verified.
A common BISR test algorithm consists of several runs through the memory array. The BISR test algorithm performs a sequence of writes and reads on each cell in the memory array, comparing the output of each read with expected data. When a discrepancy is detected, the BISR test algorithm re-maps the memory addresses to replace the row containing the failing cell with a redundant row. These repairs are verified in the second pass through the BISR test algorithm. If all errors in at least some of the failing memories can be repaired by using available redundant rows, then the overall manufacturing yield for the memory devices can be increased, which reduces manufacturing costs.
When the memory is installed in the field, the BISR test algorithm is initiated on start-up. Then, during normal operation of the memory array, typical existing systems employ an address matching circuit connected to the input addresses. Incoming addresses are compared against pre-programmed failing addresses on every access cycle. If the incoming address matches a failing address, a redundant memory element is utilized in place of the target memory element. The comparison has a significant timing impact on the system. The more address bits there are, the longer it takes to perform the comparison. Currently, a 10-bit address can take 2 ns (nanoseconds) or more to be matched.
A memory device is therefore desired that has redundancy with little or no timing penalty associated with avoiding faulty memory cells and which results in further increasing manufacturing yield as compared to existing redundancy schemes.
SUMMARY OF THE INVENTION
One embodiment of the present-invention is directed to a memory array, which includes a zone of memory elements and a column multiplexer. The zone of memory elements is arranged in rows and columns, including a set of non-redundant columns and a redundant column. The column multiplexer has a section coupled to the set of non-redundant columns and to the redundant column. The column multiplexer has a selectable non-redundant path through the section for each of the non-redundant columns and a selectable redundant path for the redundant column. The redundant path is interchangeable with any one of the non-redundant paths.
Another embodiment of the present invention is directed to a memory system for replacing defective memory elements. The memory system includes a memory array and a column multiplexer. The memory array includes a zone of memory elements arranged in rows and columns, including a set of non-redundant columns and a redundant column. The column multiplexer has a section for multiplexing the set of non-redundant columns into a data node and for selectively interchanging the redundant column for any one of the non-redundant columns in the set.
Another embodiment of the present invention is directed to a method of repairing a memory array. The memory array has a zone of memory elements and a column multiplexer. The zone of memory elements is arranged in rows and columns, including a set of non-redundant columns. The column multiplexer has a non-redundant path from each non-redundant column to a data node, which is selectable through a corresponding column select line. The method of repairing includes: providing a redundant column of memory elements in the zone and a redundant path from the redundant column to the data node through the column multiplexer; identifying one of the non-redundant columns as a defective column; and re-directing the column select line that corresponds to the non-redundant path for the defective column from the corresponding non-redundant path to the redundant path.
REFERENCES:
patent: 4471472 (1984-09-01), Young
patent: 5953745 (1999-09-01), Lattimore et al.
Agrawal Ghasi R.
Tanaka Jerry K.
Hoang Huan
LSI Logic Corporation
Westman Champlin & Kelly
LandOfFree
Integrated circuit memory having column redundancy with no... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit memory having column redundancy with no..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory having column redundancy with no... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2917672